laplaceyc / VLSI_Design-ImplementationLinks
This repo is "NTHU VLSI System Design and Implementation" course project.
☆13Updated 8 years ago
Alternatives and similar repositories for VLSI_Design-Implementation
Users that are interested in VLSI_Design-Implementation are comparing it to the libraries listed below
Sorting:
- ASIC Verification at 2022 Spring. This course only use SystemVerilog, did not use UVM.☆18Updated 2 years ago
- NCTU 2018 Spring Integrated Circuit Design Laboratory☆24Updated 7 years ago
- ☆14Updated 4 years ago
- A verilog implementation for Network-on-Chip☆77Updated 7 years ago
- Base on Synopsys platform using VCS,DC,ICC,PT.☆12Updated 4 years ago
- Advanced encryption standard (AES) algorithm has been widely deployed in cryptographic applications. This work proposes a low power and h…☆22Updated 4 years ago
- This repository presents ASIC design flow for UART utilizing RTL to GDS implementation This has been simulated on VCS and has been impl…☆21Updated last year
- ☆36Updated 6 years ago
- 3×3脉动阵列乘法器☆47Updated 6 years ago
- A collection of commonly asked RTL design interview questions☆32Updated 8 years ago
- I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.☆24Updated 2 years ago
- This repository has a list of collaterals needed for ICC2 workshop. It has a modified version of ORCA which was taped-out by NTI.☆21Updated last year
- tpu-systolic-array-weight-stationary☆24Updated 4 years ago
- 32-bit 5-Stage Pipelined RISC V RV32I Core☆53Updated last year
- my UVM training projects☆36Updated 6 years ago
- Asynchronous fifo in verilog☆35Updated 9 years ago
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆79Updated 7 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆67Updated last year
- 100DaysofRTL & System Verilog design: basic logic gates, mux, half/full subtractor, Encoder, D flipflop, 8 bit counter, LFSR, Custom Coun…☆35Updated 2 years ago
- VIP for AXI Protocol☆150Updated 3 years ago
- This asynchrounous FIFO deisgn and UVM verificaiton is one case study of me. The design is based on Cliff Cumming's paper and the UVM is…☆64Updated last year
- Implementing Different Adder Structures in Verilog☆72Updated 6 years ago
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆41Updated 2 years ago
- Simple cache design implementation in verilog☆49Updated last year
- RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni☆129Updated 7 years ago
- Verilog Design, Simulation & Synthesis of Digital ASIC Projects☆16Updated 2 years ago
- A Reconfigurable Accelerator for Deep Convolutional Neural Networks Implemented by Chisel3.☆29Updated 4 years ago
- ☆78Updated 10 years ago
- ☆47Updated 4 years ago
- ☆33Updated last year