laplaceyc / VLSI_Design-Implementation
This repo is "NTHU VLSI System Design and Implementation" course project.
☆12Updated 8 years ago
Alternatives and similar repositories for VLSI_Design-Implementation:
Users that are interested in VLSI_Design-Implementation are comparing it to the libraries listed below
- NCTU 2018 Spring Integrated Circuit Design Laboratory☆24Updated 6 years ago
- ☆11Updated 3 years ago
- IC Contest☆30Updated last year
- ASIC Verification at 2022 Spring. This course only use SystemVerilog, did not use UVM.☆18Updated 2 years ago
- IEEE Executive project for the year 2021-2022☆8Updated 2 years ago
- [NYCU 2021 Spring] Digital Circuits and Systems☆17Updated last year
- 3×3脉动阵列乘法器☆42Updated 5 years ago
- ☆16Updated this week
- 國立陽明交通大學 電子所 積體電路設計實驗 李鎮宜教授☆13Updated 2 years ago
- AIChip 2021 project, NCKU☆14Updated 3 years ago
- ☆31Updated last year
- ☆19Updated last year
- tpu-systolic-array-weight-stationary☆20Updated 3 years ago
- Advanced encryption standard (AES) algorithm has been widely deployed in cryptographic applications. This work proposes a low power and h…☆20Updated 3 years ago
- ☆65Updated 4 years ago
- Integrated Circuit Design Laboratory(IC Lab) at 2019 Fall, NCTU. Final project is a customized 16 bits ISA processor.☆22Updated 3 years ago
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆28Updated last year
- ☆71Updated 10 years ago
- my UVM training projects☆30Updated 5 years ago
- ☆30Updated 5 months ago
- ☆16Updated 11 months ago
- NTHU CS6135 VLSI Physical Design Automation (2022 Fall)☆13Updated 2 years ago
- 紀錄一下自己寫過的所有Lab☆26Updated last year
- ☆15Updated last year
- Asynchronous fifo in verilog☆32Updated 8 years ago
- 32-bit 5-Stage Pipelined RISC V RV32I Core☆38Updated 8 months ago
- EE 260 Winter 2017: Advanced VLSI Design☆60Updated 8 years ago
- 交通大學iclab 2023 fall☆23Updated 4 months ago
- Template for project1 TPU☆15Updated 3 years ago
- ☆29Updated 5 years ago