laplaceyc / VLSI_Design-ImplementationLinks
This repo is "NTHU VLSI System Design and Implementation" course project.
☆13Updated 8 years ago
Alternatives and similar repositories for VLSI_Design-Implementation
Users that are interested in VLSI_Design-Implementation are comparing it to the libraries listed below
Sorting:
- ASIC Verification at 2022 Spring. This course only use SystemVerilog, did not use UVM.☆18Updated 2 years ago
- NCTU 2018 Spring Integrated Circuit Design Laboratory☆24Updated 6 years ago
- IEEE Executive project for the year 2021-2022☆9Updated 2 years ago
- ☆12Updated 4 years ago
- Computer-Aided VLSI System Design☆20Updated 7 months ago
- ☆17Updated last month
- Advanced encryption standard (AES) algorithm has been widely deployed in cryptographic applications. This work proposes a low power and h…☆21Updated 4 years ago
- reference block design for the ASAP7nm library in Cadence Innovus☆44Updated 11 months ago
- 國立陽明交通大學 電子所 積體電路設計實驗 李鎮宜教授☆13Updated 2 years ago
- IC-contest 2012~2024☆17Updated last year
- IC Contest☆35Updated 2 years ago
- I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.☆24Updated last year
- This repository has a list of collaterals needed for ICC2 workshop. It has a modified version of ORCA which was taped-out by NTI.☆18Updated last year
- ☆14Updated 2 years ago
- 紀錄一下自己寫過的所有Lab☆32Updated last year
- Asynchronous fifo in verilog☆35Updated 9 years ago
- Integrated Circuit Design Laboratory(IC Lab) at 2019 Fall, NCTU. Final project is a customized 16 bits ISA processor.☆23Updated 3 years ago
- Courseworks of CS6165 VLSI Physical Design Automation, NTHU.☆44Updated 4 years ago
- Systolic matrix multiplication kernel implemented on Xilinx PYNQ FPGA board☆14Updated 4 years ago
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆36Updated last year
- tpu-systolic-array-weight-stationary☆24Updated 4 years ago
- Verilog Project☆11Updated 3 years ago
- A verilog implementation for Network-on-Chip☆73Updated 7 years ago
- ☆33Updated 6 years ago
- [NYCU 2021 Spring] Digital Circuits and Systems☆19Updated last year
- Implementation of weight stationary systolic array which has a size of 4x4(scalable) to 256X256☆20Updated last year
- AIChip 2021 project, NCKU☆18Updated 4 years ago
- my UVM training projects☆33Updated 6 years ago
- ☆43Updated 3 years ago
- 交通大學iclab 2023 fall☆29Updated 7 months ago