laplaceyc / VLSI_Design-ImplementationLinks
This repo is "NTHU VLSI System Design and Implementation" course project.
☆13Updated 8 years ago
Alternatives and similar repositories for VLSI_Design-Implementation
Users that are interested in VLSI_Design-Implementation are comparing it to the libraries listed below
Sorting:
- ASIC Verification at 2022 Spring. This course only use SystemVerilog, did not use UVM.☆18Updated 2 years ago
- ☆14Updated 4 years ago
- NCTU 2018 Spring Integrated Circuit Design Laboratory☆24Updated 7 years ago
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆39Updated last year
- tpu-systolic-array-weight-stationary☆24Updated 4 years ago
- 3×3脉动阵列乘法器☆46Updated 5 years ago
- A verilog implementation for Network-on-Chip☆76Updated 7 years ago
- AIChip 2021 project, NCKU☆18Updated 4 years ago
- Advanced encryption standard (AES) algorithm has been widely deployed in cryptographic applications. This work proposes a low power and h…☆22Updated 4 years ago
- ☆33Updated 11 months ago
- reference block design for the ASAP7nm library in Cadence Innovus☆50Updated last year
- ☆34Updated 6 years ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆35Updated 3 years ago
- A Verilog design of LeNet-5, a Convolutional Neural Network architecture☆34Updated 5 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆104Updated 4 years ago
- 100DaysofRTL & System Verilog design: basic logic gates, mux, half/full subtractor, Encoder, D flipflop, 8 bit counter, LFSR, Custom Coun…☆35Updated 2 years ago
- This repository presents ASIC design flow for UART utilizing RTL to GDS implementation This has been simulated on VCS and has been impl…☆20Updated last year
- Systolic matrix multiplication kernel implemented on Xilinx PYNQ FPGA board☆14Updated 5 years ago
- Verilog Implementation of 32-bit Floating Point Adder☆40Updated 5 years ago
- Base on Synopsys platform using VCS,DC,ICC,PT.☆12Updated 4 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆66Updated last year
- 32-bit 5-Stage Pipelined RISC V RV32I Core☆52Updated last year
- A collection of commonly asked RTL design interview questions☆31Updated 8 years ago
- RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni☆129Updated 7 years ago
- 交通大學iclab 2023 fall☆33Updated 10 months ago
- ☆72Updated 5 years ago
- Two Level Cache Controller implementation in Verilog HDL☆52Updated 5 years ago
- I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.☆24Updated 2 years ago
- This repository has a list of collaterals needed for ICC2 workshop. It has a modified version of ORCA which was taped-out by NTI.☆20Updated last year
- IC Contest☆39Updated 2 years ago