vlsiexcellence / Digital-ASIC-Design-Projects-
Verilog Design, Simulation & Synthesis of Digital ASIC Projects
☆12Updated last year
Related projects ⓘ
Alternatives and complementary repositories for Digital-ASIC-Design-Projects-
- Comprehensive verification suite for the AHB2APB Bridge design, featuring SystemVerilog and UVM-based methodologies. 🌉🚀☆15Updated 8 months ago
- ☆16Updated last year
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆12Updated 9 months ago
- SystemVerilog examples and projects☆17Updated 6 years ago
- Asynchronous fifo in verilog☆32Updated 8 years ago
- I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.☆21Updated last year
- 100DaysofRTL & System Verilog design: basic logic gates, mux, half/full subtractor, Encoder, D flipflop, 8 bit counter, LFSR, Custom Coun…☆27Updated 2 years ago
- ☆16Updated 2 years ago
- DMA Hardware Description with Verilog☆10Updated 4 years ago
- Design and UVM-TB of RISC -V Microprocessor☆13Updated 4 months ago
- Architectural design of data router in verilog☆27Updated 4 years ago
- To design test bench of the APB protocol☆15Updated 3 years ago
- ☆16Updated 7 months ago
- This repository contain the implementaton of RV32I 5-Stage-Pipeline-Processor based on RISC-V ISA and designed on Verilog☆10Updated 8 months ago
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆37Updated 11 months ago
- CORE-V MCU UVM Environment and Test Bench☆17Updated 4 months ago
- Contains the System Verilog description for a simplified USB host that implements the transaction, data-link, and physical layers of the …☆13Updated 9 years ago
- Complete tutorial code.☆12Updated 6 months ago
- ☆15Updated last year
- The UART (Universal Asynchronous Receiver/Transmitter) core provides serial communication capabilities, which allow communication with a …☆16Updated 3 years ago
- Maven Silicon Project☆18Updated 6 years ago
- "100 days of RTL" is a personal project to learn Verilog HDL RTL design in 100 days, using Xilinx Vivado☆53Updated last year
- Two Level Cache Controller implementation in Verilog HDL☆36Updated 4 years ago
- Advanced encryption standard (AES) algorithm has been widely deployed in cryptographic applications. This work proposes a low power and h…☆19Updated 3 years ago
- AHB-APB UVM Verification Environment☆17Updated 9 years ago
- An 8 input interrupt controller written in Verilog.☆25Updated 12 years ago
- DDR5 PHY Graduation project (Verification Team) under supervision of Si-Vision☆42Updated 8 months ago
- System Verilog BootCamp☆22Updated 2 years ago
- AXI Interconnect☆46Updated 3 years ago
- this is an AHB to APB bridge with Synopsys VIP based test enviroment. RTL can be found from UVM website.☆15Updated 10 years ago