vlsiexcellence / Digital-ASIC-Design-Projects-Links
Verilog Design, Simulation & Synthesis of Digital ASIC Projects
☆14Updated 2 years ago
Alternatives and similar repositories for Digital-ASIC-Design-Projects-
Users that are interested in Digital-ASIC-Design-Projects- are comparing it to the libraries listed below
Sorting:
- ☆12Updated 2 months ago
- I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.☆24Updated last year
- ☆17Updated 2 years ago
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆14Updated last year
- A repository aggregating links to essential documentation, tutorials, and research papers for hardware Design Verification.☆18Updated last week
- System Verilog using Functional Verification☆12Updated last year
- This repository contains the tasks performed for VL508- Physical Design of ASIC Course (Fall 2024)☆12Updated 6 months ago
- Advanced encryption standard (AES) algorithm has been widely deployed in cryptographic applications. This work proposes a low power and h…☆21Updated 4 years ago
- Designing means to communicate as an SPI master, being a part of AXI interface☆17Updated last year
- 100DaysofRTL & System Verilog design: basic logic gates, mux, half/full subtractor, Encoder, D flipflop, 8 bit counter, LFSR, Custom Coun…☆34Updated 2 years ago
- SystemVerilog examples and projects☆17Updated 6 years ago
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆42Updated last year
- Asynchronous fifo in verilog☆35Updated 9 years ago
- Architectural design of data router in verilog☆30Updated 5 years ago
- Complete tutorial code.☆20Updated last year
- Comprehensive verification suite for the AHB2APB Bridge design, featuring SystemVerilog and UVM-based methodologies. 🌉🚀☆25Updated last year
- "100 days of RTL" is a personal project to learn Verilog HDL RTL design in 100 days, using Xilinx Vivado☆78Updated last year
- Static Timing Analysis Full Course☆56Updated 2 years ago
- 5 Day TCL begginer to advanced training workshop by VSD☆17Updated last year
- In this workshop, we will delve into the process of designing an Application Specific Integrated Circuit (ASIC) from the Register Transf…☆11Updated 9 months ago
- Design and UVM Verification of an ALU☆9Updated 11 months ago
- The objective of this project was to design and implement a 5 stage pipeline CPU to support the RISC-V instruction architecture. This pip…☆25Updated 3 years ago
- Design and UVM-TB of RISC -V Microprocessor☆20Updated 11 months ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆69Updated 4 years ago
- ☆43Updated 3 years ago
- The verilog code together with cocotb testbench of BFU unit of a DIF FFT processor☆15Updated 2 years ago
- To design test bench of the APB protocol☆17Updated 4 years ago
- IEEE Executive project for the year 2021-2022☆9Updated 2 years ago
- ☆41Updated 3 years ago
- Developed with the aim of providing engineers and designers with a centralized resource, this repository serves as a valuable reference f…☆59Updated last year