vlsiexcellence / Digital-ASIC-Design-Projects-Links
Verilog Design, Simulation & Synthesis of Digital ASIC Projects
☆16Updated 2 years ago
Alternatives and similar repositories for Digital-ASIC-Design-Projects-
Users that are interested in Digital-ASIC-Design-Projects- are comparing it to the libraries listed below
Sorting:
- I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.☆26Updated 2 years ago
- A repository aggregating links to essential documentation, tutorials, and research papers for hardware Design Verification.☆30Updated 2 months ago
- ☆17Updated 2 years ago
- Designing means to communicate as an SPI master, being a part of AXI interface☆17Updated 2 years ago
- Design Verification Engineer interview preparation guide.☆38Updated 3 months ago
- "100 days of RTL" is a personal project to learn Verilog HDL RTL design in 100 days, using Xilinx Vivado☆101Updated 2 years ago
- ☆51Updated 4 years ago
- Structured UVM Course☆52Updated last year
- Asynchronous fifo in verilog☆36Updated 9 years ago
- General Purpose AXI Direct Memory Access☆62Updated last year
- SystemVerilog examples and projects☆19Updated 5 months ago
- System Verilog using Functional Verification☆12Updated last year
- Comprehensive verification suite for the AHB2APB Bridge design, featuring SystemVerilog and UVM-based methodologies. 🌉🚀☆38Updated last year
- 100DaysofRTL & System Verilog design: basic logic gates, mux, half/full subtractor, Encoder, D flipflop, 8 bit counter, LFSR, Custom Coun…☆36Updated 3 years ago
- Developed with the aim of providing engineers and designers with a centralized resource, this repository serves as a valuable reference f…☆63Updated last year
- In this workshop, we will delve into the process of designing an Application Specific Integrated Circuit (ASIC) from the Register Transf…☆14Updated last year
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆48Updated last year
- RISC-V Single-Cycle Processor Integrated With a Cache Memory System From RTL To GDS☆11Updated last year
- Tranining Completion Project : : Verification of AXI Direct Memory Access (DMA) using UVM☆38Updated 4 months ago
- DDR5 PHY Graduation project (Verification Team) under supervision of Si-Vision☆68Updated last year
- This repository presents ASIC design flow for UART utilizing RTL to GDS implementation This has been simulated on VCS and has been impl…☆24Updated last year
- ☆14Updated 3 years ago
- Architectural design of data router in verilog☆31Updated 5 years ago
- The objective of this project was to design and implement a 5 stage pipeline CPU to support the RISC-V instruction architecture. This pip…☆26Updated 4 years ago
- Complete tutorial code.☆22Updated last year
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆91Updated last year
- Reconfigurable Computing Lab, DESE, Indian Institiute of Science☆30Updated 3 years ago
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆52Updated 4 years ago
- 5 Day TCL begginer to advanced training workshop by VSD☆18Updated 2 years ago
- SystemVerilog Direct Programming Interface (DPI) Tutorial☆71Updated 4 years ago