Verilog Design, Simulation & Synthesis of Digital ASIC Projects
☆17Jan 27, 2023Updated 3 years ago
Alternatives and similar repositories for Digital-ASIC-Design-Projects-
Users that are interested in Digital-ASIC-Design-Projects- are comparing it to the libraries listed below
Sorting:
- Verilog Fundamentals Explained for Beginners and Professionals☆20Jan 15, 2023Updated 3 years ago
- Single Port RAM, Dual Port RAM, FIFO☆32May 17, 2022Updated 3 years ago
- Design and UVM Verification of an ALU☆10Jun 14, 2024Updated last year
- System Verilog using Functional Verification☆12Apr 8, 2024Updated last year
- This paper presents design of UART module for serial communication used for short-distance, low speed and exchange of data between comput…☆15Mar 30, 2022Updated 3 years ago
- "100 days of RTL" is a personal project to learn Verilog HDL RTL design in 100 days, using Xilinx Vivado☆110Jul 9, 2023Updated 2 years ago
- ☆17Feb 16, 2023Updated 3 years ago
- This repository contain the implementaton of RV32I 5-Stage-Pipeline-Processor based on RISC-V ISA and designed on Verilog☆24Feb 19, 2025Updated last year
- System Verilog BootCamp☆25Jan 21, 2022Updated 4 years ago
- Static Timing Analysis Full Course☆64Jan 14, 2023Updated 3 years ago
- Engineering Program on RTL Design for FPGA Accelerator☆33Aug 1, 2020Updated 5 years ago
- A collection of commonly asked RTL design interview questions☆38May 2, 2017Updated 8 years ago
- RISC-V Single-Cycle Processor Integrated With a Cache Memory System From RTL To GDS☆12Aug 26, 2024Updated last year
- ☆10Oct 16, 2023Updated 2 years ago
- Go Board FPGA Project for Ambient Light Sensor in VHDL and Verilog☆10Apr 20, 2019Updated 6 years ago
- A MIPS CPU with dual-issue, out-of-order, and 5-stage pipelines☆11Nov 28, 2019Updated 6 years ago
- Integrated Circuit Design - IC Design Flow and Project-Based Learning☆34Feb 27, 2026Updated last week
- Comprehensive verification suite for the AHB2APB Bridge design, featuring SystemVerilog and UVM-based methodologies. 🌉🚀☆49Mar 3, 2024Updated 2 years ago
- Wishbone to ARM AMBA 4 AXI☆16May 25, 2019Updated 6 years ago
- Implements a simple UVM based testbench for a simple memory DUT.☆13Oct 26, 2019Updated 6 years ago
- Perceptron-based branch predictor written in C++☆12Dec 14, 2016Updated 9 years ago
- North Carolina State University: ECE 745 : Project: LC3 Microcontroller Functional Verification using SystemVerilog☆11Jun 5, 2017Updated 8 years ago
- IEEE Executive project for the year 2021-2022☆11Nov 22, 2022Updated 3 years ago
- The purpose of the repo is to support CORE-V Wally architectural verification☆17Nov 11, 2025Updated 3 months ago
- Simple single-port AXI memory interface☆49Jun 7, 2024Updated last year
- APB Timer Unit☆13Oct 30, 2025Updated 4 months ago
- DMA Project using Verilog HDL☆14Dec 26, 2019Updated 6 years ago
- Automated UVM testbench generator from Verilog RTL with optional LLM integration for advanced logic creation.☆18Feb 24, 2026Updated last week
- ☆11May 30, 2024Updated last year
- Dual-core 16-bit RISC processor☆12Jul 21, 2024Updated last year
- UART cocotb module☆11Jun 30, 2021Updated 4 years ago
- Verilog implementation of 1024 bit Hybrid Montgomery Multiplication/Exponentiation☆13Nov 28, 2019Updated 6 years ago
- This repository explores writing cocotb-style tests in modern C++, using coroutines and strong typing, with the goal of maintaining a Pyt…☆27Feb 16, 2026Updated 2 weeks ago
- ☆14Feb 2, 2026Updated last month
- CNN-Accelerator based on FPGA developed by verilog HDL.☆11Jan 27, 2022Updated 4 years ago
- ☆15Jun 7, 2022Updated 3 years ago
- Unit testing for cocotb☆11Aug 6, 2023Updated 2 years ago
- A Python package for creating and solving constrained randomization problems.☆17Oct 14, 2024Updated last year
- Vitis-AI 1.3 TensorFlow2 flow with a custom CNN model, targeted ZCU102 evaluation board.☆15Apr 6, 2021Updated 4 years ago