MIPSfpga / mipsfpga-plus
MIPSfpga+ allows loading programs via UART and has a switchable clock
☆106Updated 5 years ago
Alternatives and similar repositories for mipsfpga-plus:
Users that are interested in mipsfpga-plus are comparing it to the libraries listed below
- Verilog wishbone components☆113Updated last year
- A single-wire bi-directional chip-to-chip interface for FPGAs☆116Updated 8 years ago
- Riscy-SoC is SoC based on RISC-V CPU core, designed in Verilog☆79Updated 5 years ago
- open-source SDKs for the SCR1 core☆71Updated 3 months ago
- A set of Wishbone Controlled SPI Flash Controllers☆79Updated 2 years ago
- WISHBONE SD Card Controller IP Core☆119Updated 2 years ago
- A 32-bit Microcontroller featuring a RISC-V core☆148Updated 6 years ago
- FuseSoC standard core library☆125Updated 2 weeks ago
- LatticeMico32 soft processor☆104Updated 10 years ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆74Updated 10 months ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆83Updated 3 years ago
- TCP/IP controlled VPI JTAG Interface.☆63Updated last month
- Wishbone interconnect utilities☆38Updated last week
- Implementation of RISC-V RV32IM. Simple in-order 3-stage pipeline. Low resources (e.g., FPGA softcore).☆33Updated 8 years ago
- ☆82Updated 7 years ago
- Ethernet MAC 10/100 Mbps☆78Updated 5 years ago
- Yet Another RISC-V Implementation☆86Updated 4 months ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆79Updated 4 years ago
- Minimal DVI / HDMI Framebuffer☆79Updated 4 years ago
- An Open Source configuration of the Arty platform☆124Updated last year
- ☆128Updated 2 months ago
- Small (Q)SPI flash memory programmer in Verilog☆58Updated 2 years ago
- SoftCPU/SoC engine-V☆54Updated last year
- Z-scale Microarchitectural Implementation of RV32 ISA☆55Updated 7 years ago
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆67Updated 2 years ago
- Generates Makefiles to synthesize, place, and route verilog using Vivado☆94Updated 2 years ago
- RISC-V Rocket Core on Parallella & ZedBoard Zynq FPGA Boards☆99Updated 6 years ago
- I2C controller core☆38Updated 2 years ago
- OpenRISC 1200 implementation☆164Updated 9 years ago
- A utility for Composing FPGA designs from Peripherals☆170Updated last month