MIPSfpga / mipsfpga-plusLinks
MIPSfpga+ allows loading programs via UART and has a switchable clock
☆111Updated 6 years ago
Alternatives and similar repositories for mipsfpga-plus
Users that are interested in mipsfpga-plus are comparing it to the libraries listed below
Sorting:
- An Open Source configuration of the Arty platform☆131Updated last year
- The openMSP430 is a synthesizable 16bit microcontroller core written in Verilog.☆68Updated 7 years ago
- open-source SDKs for the SCR1 core☆76Updated last year
- Verilog wishbone components☆124Updated last year
- CMod-S6 SoC☆43Updated 7 years ago
- Verilog implementation of a RISC-V core☆132Updated 7 years ago
- A rudimental RISCV CPU supporting RV32I instructions, in VHDL☆124Updated 5 years ago
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆70Updated 3 years ago
- Yet Another RISC-V Implementation☆99Updated last year
- Riscy-SoC is SoC based on RISC-V CPU core, designed in Verilog☆81Updated 6 years ago
- WISHBONE SD Card Controller IP Core☆128Updated 3 years ago
- Ethernet MAC 10/100 Mbps☆84Updated 6 years ago
- FuseSoC standard core library☆149Updated 6 months ago
- Generates Makefiles to synthesize, place, and route verilog using Vivado☆97Updated 3 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆92Updated 3 years ago
- Core description files for FuseSoC☆124Updated 5 years ago
- Parallel Array of Simple Cores. Multicore processor.☆99Updated 6 years ago
- A single-wire bi-directional chip-to-chip interface for FPGAs☆125Updated 9 years ago
- The OpenRISC 1000 architectural simulator☆75Updated 7 months ago
- Wishbone interconnect utilities☆43Updated 10 months ago
- LatticeMico32 soft processor☆107Updated 11 years ago
- A 32-bit Microcontroller featuring a RISC-V core☆158Updated 7 years ago
- A Video display simulator☆174Updated 6 months ago
- SoC based on VexRiscv and ICE40 UP5K☆160Updated 8 months ago
- A utility for Composing FPGA designs from Peripherals☆185Updated 11 months ago
- SoftCPU/SoC engine-V☆55Updated 8 months ago
- This ARMv4-compatible CPU core is written in synthesiable verilog.It could launch uCLinux and Linux in MODELSIM. It has high Dhrystone be…☆89Updated 5 years ago
- OpenRISC 1200 implementation☆174Updated 10 years ago
- ☆137Updated last year
- Featherweight RISC-V implementation☆53Updated 3 years ago