MIPSfpga+ allows loading programs via UART and has a switchable clock
☆113Jun 27, 2019Updated 7 years ago
Alternatives and similar repositories for mipsfpga-plus
Users that are interested in mipsfpga-plus are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- CPU microarchitecture, step by step☆212Nov 1, 2020Updated 5 years ago
- Digital Design Labs☆25Dec 21, 2018Updated 7 years ago
- Repository gathering basic modules for CDC purpose☆64Dec 31, 2019Updated 6 years ago
- Репозиторий факультатива по функциональной верификации НИУ МИЭТ☆19Aug 24, 2024Updated 2 years ago
- Verilog implementation of RISC-V: RV32IAC plus much of B. 32-bit or 16-bit bus.☆20Jul 29, 2021Updated 5 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- This repository contains synthesizable examples which use the PoC-Library.☆39Dec 24, 2020Updated 5 years ago
- GDB interface utility for MIPS processors, including PIC32☆27Sep 20, 2019Updated 7 years ago
- CPU microarchitecture, step by step☆198Jun 26, 2022Updated 4 years ago
- FPGA examples for 8bitworkshop.com☆30May 23, 2019Updated 7 years ago
- ☆25May 20, 2020Updated 6 years ago
- Example of Python and PyTest powered workflow for a HDL simulation☆15Jan 17, 2021Updated 5 years ago
- EDA Tools: Xilinx ISE 14.7 Dockerfile☆21Jun 20, 2022Updated 4 years ago
- Static Timing Analysis Full Course☆76Jan 14, 2023Updated 3 years ago
- crap-o-scope scope implementation for icestick☆20Jun 1, 2018Updated 8 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Открытое RISC-V процессорное ядро MIRISCV для образовательных целей☆32Dec 5, 2024Updated last year
- Use XML files to describe register maps; auto-generate C, VHDL, Python, and HTML.☆14Sep 22, 2025Updated last year
- Emacs major mode for editing NAND hardware description language files (.hdl)☆14Nov 24, 2023Updated 2 years ago
- The original high performance and small footprint system-on-chip based on Migen™☆343Jan 5, 2026Updated 8 months ago
- A small RISC-V core (SystemVerilog)☆33Aug 26, 2019Updated 7 years ago
- The PicoBlaze-Library offers several PicoBlaze devices and code routines to extend a common PicoBlaze environment to a little System on a…☆37Dec 24, 2020Updated 5 years ago
- JTAG DPI module for OpenRISC simulation with Verilator☆18Oct 27, 2012Updated 13 years ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆1,002Nov 15, 2024Updated last year
- RISCV implementation in Verilog (RV32I spec)☆17Nov 5, 2025Updated 10 months ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- 🌊 CLI tool for RTL waveform (VCD/FST/FSDB) inspection☆64Sep 17, 2026Updated last week
- A Dockerfile with a collections of ready to use open source EDA tools: Yosys, SimbiYosys (with Z3, boolector and Yices2), nextpnr-ice40, …☆51Jun 14, 2023Updated 3 years ago
- Implementation of a circular queue in hardware using verilog.☆18Mar 22, 2019Updated 7 years ago
- A reconfigurable and extensible VLIW processor implemented in VHDL☆44Mar 14, 2015Updated 11 years ago
- ☆11Jul 12, 2023Updated 3 years ago
- Various tools for using AmigaOS programs on other platforms☆14Jun 7, 2026Updated 3 months ago
- mirror of https://git.elphel.com/Elphel/eddr3☆42Oct 16, 2017Updated 8 years ago
- Simple OS for raspberry pi 2 model B☆13Jun 24, 2017Updated 9 years ago
- SpaceWire☆14Jul 17, 2014Updated 12 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- RISC-V CPU Core☆451Jun 24, 2025Updated last year
- 586 compatible soft core for FPGA in verilog with AXI4 interface☆16Oct 15, 2016Updated 9 years ago
- WISHBONE SD Card Controller IP Core☆134Sep 17, 2022Updated 4 years ago
- SPI core☆14Oct 25, 2019Updated 6 years ago
- ☆33Jul 15, 2026Updated 2 months ago
- ☆23Apr 24, 2026Updated 5 months ago
- Standard HyperRAM core for ECP5 written in Litex/Migen☆14Dec 6, 2019Updated 6 years ago