MIPSfpga+ allows loading programs via UART and has a switchable clock
☆112Jun 27, 2019Updated 6 years ago
Alternatives and similar repositories for mipsfpga-plus
Users that are interested in mipsfpga-plus are comparing it to the libraries listed below
Sorting:
- CPU microarchitecture, step by step☆207Nov 1, 2020Updated 5 years ago
- Digital Design Labs☆25Dec 21, 2018Updated 7 years ago
- Verilog implementation of RISC-V: RV32IAC plus much of B. 32-bit or 16-bit bus.☆19Jul 29, 2021Updated 4 years ago
- Repository gathering basic modules for CDC purpose☆58Dec 31, 2019Updated 6 years ago
- Репозиторий факультатива по функциональной верификации НИУ МИЭТ☆16Aug 24, 2024Updated last year
- EDA Tools: Xilinx ISE 14.7 Dockerfile☆20Jun 20, 2022Updated 3 years ago
- This repository contains synthesizable examples which use the PoC-Library.☆39Dec 24, 2020Updated 5 years ago
- ZPUino HDL implementation☆91Aug 6, 2018Updated 7 years ago
- Algol 60 compiler for Electrologica X1, restored☆15Jul 27, 2025Updated 7 months ago
- A fork of v7x86☆17Oct 22, 2022Updated 3 years ago
- ☆12Jun 4, 2018Updated 7 years ago
- ☆25May 20, 2020Updated 5 years ago
- Demos Commander, dual-pane orthodox file manager☆20Feb 14, 2024Updated 2 years ago
- Static Timing Analysis Full Course☆64Jan 14, 2023Updated 3 years ago
- GDB interface utility for MIPS processors, including PIC32☆26Sep 20, 2019Updated 6 years ago
- Simple SoC in VHDL with full toolchain and custom board.☆28Jun 4, 2018Updated 7 years ago
- A Dockerfile with a collections of ready to use open source EDA tools: Yosys, SimbiYosys (with Z3, boolector and Yices2), nextpnr-ice40, …☆48Jun 14, 2023Updated 2 years ago
- FPGA examples for 8bitworkshop.com☆30May 23, 2019Updated 6 years ago
- CPU microarchitecture, step by step☆187Jun 26, 2022Updated 3 years ago
- Example of Python and PyTest powered workflow for a HDL simulation☆15Jan 17, 2021Updated 5 years ago
- Verilog Repository for GIT☆35May 4, 2021Updated 4 years ago
- crap-o-scope scope implementation for icestick☆20Jun 1, 2018Updated 7 years ago
- Открытое RISC-V процессорное ядро MIRISCV для образовательных целей☆26Dec 5, 2024Updated last year
- RP/M operating system for microcontrollers☆21Mar 10, 2025Updated 11 months ago
- USB 2.0 Device IP Core☆74Oct 1, 2017Updated 8 years ago
- The PicoBlaze-Library offers several PicoBlaze devices and code routines to extend a common PicoBlaze environment to a little System on a…☆36Dec 24, 2020Updated 5 years ago
- ☆33Apr 30, 2023Updated 2 years ago
- LatticeMico32 soft processor☆106Oct 10, 2014Updated 11 years ago
- The original high performance and small footprint system-on-chip based on Migen™☆343Jan 5, 2026Updated 2 months ago
- Use XML files to describe register maps; auto-generate C, VHDL, Python, and HTML.☆13Sep 22, 2025Updated 5 months ago
- mirror of https://git.elphel.com/Elphel/eddr3☆41Oct 16, 2017Updated 8 years ago
- PDP-1 shenanigans with modern tooling☆20Oct 23, 2025Updated 4 months ago
- Oldland CPU - a 32-bit RISC FPGA CPU including RTL + tools☆126Feb 19, 2016Updated 10 years ago
- Core description files for FuseSoC☆125Jun 26, 2020Updated 5 years ago
- IP Cores that can be used within Vivado☆27May 18, 2021Updated 4 years ago
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆47Feb 12, 2026Updated 3 weeks ago
- A tool for modeling FSMs by VHDL or Verilog☆11Updated this week
- RISC-V CPU Core☆411Jun 24, 2025Updated 8 months ago
- MRSIC32 ISA documentation and development☆91Sep 2, 2023Updated 2 years ago