MIPSfpga+ allows loading programs via UART and has a switchable clock
☆113Jun 27, 2019Updated 7 years ago
Alternatives and similar repositories for mipsfpga-plus
Users that are interested in mipsfpga-plus are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- CPU microarchitecture, step by step☆214Nov 1, 2020Updated 6 years ago
- Various Verilog examples to gain knowledge and basic skills before working with MIPSfpga☆11Mar 16, 2016Updated 10 years ago
- Digital Design Labs☆25Dec 21, 2018Updated 7 years ago
- Repository gathering basic modules for CDC purpose☆64Dec 31, 2019Updated 6 years ago
- PWM☆10Jul 17, 2014Updated 12 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Репозиторий факультатива по функциональной верификации НИУ МИЭТ☆19Aug 24, 2024Updated 2 years ago
- This repository contains synthesizable examples which use the PoC-Library.☆39Dec 24, 2020Updated 5 years ago
- Verilog implementation of RISC-V: RV32IAC plus much of B. 32-bit or 16-bit bus.☆20Jul 29, 2021Updated 5 years ago
- GDB interface utility for MIPS processors, including PIC32☆27Sep 20, 2019Updated 7 years ago
- CPU microarchitecture, step by step☆198Jun 26, 2022Updated 4 years ago
- ☆25May 20, 2020Updated 6 years ago
- Example of Python and PyTest powered workflow for a HDL simulation☆15Jan 17, 2021Updated 5 years ago
- System on Chip SPARC V8 using leon3 CPU by Gaisler. C++, vhdl, v files.☆11Sep 21, 2012Updated 14 years ago
- EDA Tools: Xilinx ISE 14.7 Dockerfile☆21Jun 20, 2022Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Verilog Repository for GIT☆37May 4, 2021Updated 5 years ago
- ORPSoC fork (from git://openrisc.net/stefan/orpsoc) for de0_nano board with custom made expansion board☆12Sep 26, 2013Updated 13 years ago
- A ZipCPU demonstration port for the icoboard☆19Oct 21, 2021Updated 5 years ago
- Core description files for FuseSoC☆125Jun 26, 2020Updated 6 years ago
- Static Timing Analysis Full Course☆78Jan 14, 2023Updated 3 years ago
- Открытое RISC-V процессорное ядро MIRISCV для образовательных целей☆33Dec 5, 2024Updated last year
- JPEG Compression RTL implementation☆11Aug 19, 2017Updated 9 years ago
- Contains source code for sin/cos table verification using UVM☆23Mar 9, 2021Updated 5 years ago
- Example files for the book FPGA SIMULATION☆23Apr 6, 2017Updated 9 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ☆14Nov 7, 2024Updated last year
- A 4x4x4 Tic-Tac-Toe game suitable for porting to embedded hardware platforms☆11Sep 6, 2017Updated 9 years ago
- Use XML files to describe register maps; auto-generate C, VHDL, Python, and HTML.☆14Sep 22, 2025Updated last year
- crap-o-scope scope implementation for icestick☆20Jun 1, 2018Updated 8 years ago
- A small RISC-V core (SystemVerilog)☆33Aug 26, 2019Updated 7 years ago
- A 32-bit MIPS / RISC-V core & SoC, 1.55 DMIPS/MHz, 2.96 CM/Mhz☆427Oct 30, 2026Updated last week
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆1,013Nov 15, 2024Updated last year
- an sata controller using smallest resource.☆17Feb 5, 2014Updated 12 years ago
- 💾 FreeRTOS port for the NEORV32 RISC-V Processor.☆16Updated this week
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- The original high performance and small footprint system-on-chip based on Migen™☆342Jan 5, 2026Updated 10 months ago
- RISCV implementation in Verilog (RV32I spec)☆18Nov 5, 2025Updated last year
- Multi-function, universal, fixed-point CORDIC☆16Feb 20, 2022Updated 4 years ago
- FPGA display controller with support for VGA, DVI, and HDMI.☆271Jan 28, 2026Updated 9 months ago
- Emacs major mode for editing NAND hardware description language files (.hdl)☆14Nov 24, 2023Updated 2 years ago
- ☆11Jul 12, 2023Updated 3 years ago
- OpenSPARC-based SoC☆78Jul 17, 2014Updated 12 years ago