☆16Jun 7, 2022Updated 4 years ago
Alternatives and similar repositories for cocotb-example
Users that are interested in cocotb-example are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆18Feb 12, 2024Updated 2 years ago
- This repository describes two frameworks which can be used for pre-Silicon power side-channel analysis of digital circuit designs (i.e., …☆16Feb 16, 2022Updated 4 years ago
- Perceptron-based branch predictor written in C++☆14Dec 14, 2016Updated 9 years ago
- Ethernet interface modules for Cocotb☆82Aug 28, 2026Updated 3 weeks ago
- Verilog Fundamentals Explained for Beginners and Professionals☆20Jan 15, 2023Updated 3 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- ☆12Oct 17, 2024Updated last year
- Direct Access Memory for MPSoC☆13Aug 7, 2026Updated last month
- Cam interface to FPGA using ADV7180☆14Jun 7, 2015Updated 11 years ago
- Framework for FPGA-accelerated Middlebox Development☆50Feb 18, 2023Updated 3 years ago
- Project ideas list for Google Summer of Code.☆18Jan 28, 2026Updated 7 months ago
- Ethernet MAC IP Core for 100G/50G/40G/25G/10Gbps☆48Apr 3, 2023Updated 3 years ago
- UART models for cocotb☆36Aug 24, 2026Updated 3 weeks ago
- ☆13Jun 9, 2022Updated 4 years ago
- Automatically exported from code.google.com/p/bicubic-interpolation-image-processing☆10Jan 27, 2016Updated 10 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Source code for DABANGG attack.☆11Mar 26, 2022Updated 4 years ago
- RV32I Single Cycle Processor (CPU)☆12Nov 14, 2021Updated 4 years ago
- Kicad Copper Thief Pattern Generator☆12Mar 25, 2026Updated 5 months ago
- ArtyS7-50 VexRiscV LiteX SoC using multiple Ethernet Interface☆18Dec 23, 2020Updated 5 years ago
- ☆16Aug 15, 2021Updated 5 years ago
- 微信小程序之记事本☆11Jun 6, 2018Updated 8 years ago
- ☆13May 22, 2015Updated 11 years ago
- Accelerating the AES algorithm on an FPGA and comparing the speedup with both AES and Modified AES algorithms☆36Dec 10, 2021Updated 4 years ago
- ☆24Jul 6, 2026Updated 2 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- The verilog code together with cocotb testbench of BFU unit of a DIF FFT processor☆15Apr 11, 2023Updated 3 years ago
- Unit testing for cocotb☆11Aug 6, 2023Updated 3 years ago
- ☆12Dec 27, 2022Updated 3 years ago
- Designs for the Olimex iCE40HX1K-EVB board☆14Aug 14, 2017Updated 9 years ago
- ☆17Feb 9, 2023Updated 3 years ago
- Situation Coverage-based AV-Testing Framework in CALRA☆14Mar 30, 2023Updated 3 years ago
- My local copy of UVM-SystemC☆14Apr 27, 2024Updated 2 years ago
- Example of Python and PyTest powered workflow for a HDL simulation☆15Jan 17, 2021Updated 5 years ago
- I2C models for cocotb☆49Aug 24, 2026Updated 3 weeks ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Repository gathering basic modules for CDC purpose☆63Dec 31, 2019Updated 6 years ago
- Documentation for experience kits with Ansible-based deployment.☆16Jul 31, 2023Updated 3 years ago
- A simple dot file / graph generator for Verilog syntax trees.☆23Jul 16, 2016Updated 10 years ago
- ☆13May 8, 2025Updated last year
- Fork of OpenCores jpegencode with Cocotb testbench☆46Sep 5, 2015Updated 11 years ago
- A series of simulations organized as homework assignments that were part of the course on Neuromorphic Engineering at IIT Bombay (course …☆10Jul 19, 2016Updated 10 years ago
- A synthesizable, five-stage, pipelined 32-bit RISC-V processor (implements the RV32I base ISA)☆14Apr 18, 2024Updated 2 years ago