Verilog implementation of RISC-V: RV32IAC plus much of B. 32-bit or 16-bit bus.
☆20Jul 29, 2021Updated 5 years ago
Alternatives and similar repositories for yrv
Users that are interested in yrv are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Karnaugh Interactive Extendable ASIC Simulation Board AKA Karnix ASB-254☆19Sep 6, 2026Updated 3 weeks ago
- ☆11Jul 12, 2023Updated 3 years ago
- CMake module for build debian packages☆16Mar 31, 2015Updated 11 years ago
- Planting a ESP-32 brain into a long-dead Soviet MK-52 programmable calculator☆19Feb 4, 2023Updated 3 years ago
- A compact, configurable RISC-V core☆13Jul 31, 2025Updated last year
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- A simple DSP library and command-line tool for Software Defined Radio.☆16Updated this week
- Project PLS is developed based on icarus iverilog and will compile verilog into a much faster optimized model.☆13Nov 15, 2021Updated 4 years ago
- materials available to the public☆43Updated this week
- ☆23Oct 26, 2025Updated 11 months ago
- ☆25Sep 11, 2026Updated 2 weeks ago
- MIPSfpga+ allows loading programs via UART and has a switchable clock☆113Jun 27, 2019Updated 7 years ago
- LibreSDR firmware with banddata & ptt outputs to GPIO☆19Feb 22, 2025Updated last year
- A Goldschmidt integer divider written in verilog. Similar to Newton-Raphson but the divison step can be pipelined.☆16Apr 25, 2024Updated 2 years ago
- ☆49Nov 9, 2021Updated 4 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Modified version of PULP Ara to support Vector Cryptography (Zvk) Instructions☆16Jan 21, 2026Updated 8 months ago
- Computer architecture learning environment using FPGAs☆15May 17, 2021Updated 5 years ago
- Quansheng UV-K5 EEPROM programmer☆36Oct 2, 2023Updated 2 years ago
- HDMI with Verilog and an FPGA.☆20Sep 12, 2023Updated 3 years ago
- Verilog implementation of RISC-V: RV32IAC plus much of B. 32-bit or 16-bit bus.☆28Jul 31, 2023Updated 3 years ago
- 🌊 CLI tool for RTL waveform (VCD/FST/FSDB) inspection☆65Sep 17, 2026Updated last week
- Learn the Design of a 6-stage pipelined RISC-V CPU☆16Oct 22, 2025Updated 11 months ago
- Implementation of a circular queue in hardware using verilog.☆18Mar 22, 2019Updated 7 years ago
- A small RISC-V core (SystemVerilog)☆33Aug 26, 2019Updated 7 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- STM32 based cart for Elektronika MK-90☆25May 1, 2023Updated 3 years ago
- Tiny matrix multiplication ASIC with 4-bit math☆12Apr 19, 2024Updated 2 years ago
- SCARV: a side-channel hardened RISC-V platform☆28Jan 11, 2023Updated 3 years ago
- GNU Radio Hierarchial Block(s) to Test and Receive APRS Packet☆39Mar 2, 2026Updated 6 months ago
- PDPU: An Open-Source Posit Dot-Product Unit for Deep Learning Applications☆45May 5, 2023Updated 3 years ago
- Forth bindings for the FTDI FT800/Gameduino2☆22Jan 5, 2016Updated 10 years ago
- Advent of Code puzzles, solved in Hardware☆24Jan 13, 2026Updated 8 months ago
- Reference FPGA designs for interfacing with the internal ARM Cortex M3 MCU of the GW1NSR-4C, modified for use with boards like the Tang N…☆12Aug 13, 2022Updated 4 years ago
- An AMD am2901 4-bit ALU slice☆10Feb 14, 2023Updated 3 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Example of Python and PyTest powered workflow for a HDL simulation☆15Jan 17, 2021Updated 5 years ago
- A guide to creating custom AXI-lite slave peripherals using the Xilinx Vivado tools☆43Jun 14, 2018Updated 8 years ago
- Selenite Lite SDR HF Transceiver Base Edition firmware☆39Nov 5, 2025Updated 10 months ago
- This tools offer many simulation of memory design detail parameter. Then you can setting these parameter to running result in your condit…☆19May 30, 2016Updated 10 years ago
- ☆17Sep 4, 2026Updated 3 weeks ago
- this repository contains all the ip projects presented in the HLS/RISC-V/Computer Architecture book written by Goossens and published by …☆30Sep 5, 2025Updated last year
- Replica of MK-61 programmable calculator is based on a cycle-accurate model of legacy ICs running on a modern microcontroller.☆45Mar 17, 2026Updated 6 months ago