Verilog implementation of RISC-V: RV32IAC plus much of B. 32-bit or 16-bit bus.
☆20Jul 29, 2021Updated 5 years ago
Alternatives and similar repositories for yrv
Users that are interested in yrv are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Karnaugh Interactive Extendable ASIC Simulation Board AKA Karnix ASB-254☆19Updated this week
- ☆11Jul 12, 2023Updated 3 years ago
- My kicad library (pcb symbols needs extended layer support)☆13Apr 24, 2014Updated 12 years ago
- A simple DSP library and command-line tool for Software Defined Radio.☆16Updated this week
- Project PLS is developed based on icarus iverilog and will compile verilog into a much faster optimized model.☆13Nov 15, 2021Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆23May 4, 2026Updated 4 months ago
- MIPSfpga+ allows loading programs via UART and has a switchable clock☆113Jun 27, 2019Updated 7 years ago
- LibreSDR firmware with banddata & ptt outputs to GPIO☆19Feb 22, 2025Updated last year
- A Goldschmidt integer divider written in verilog. Similar to Newton-Raphson but the divison step can be pipelined.☆16Apr 25, 2024Updated 2 years ago
- ☆49Nov 9, 2021Updated 4 years ago
- Computer architecture learning environment using FPGAs☆15May 17, 2021Updated 5 years ago
- Quansheng UV-K5 EEPROM programmer☆36Oct 2, 2023Updated 2 years ago
- 🌊 CLI tool for RTL waveform (VCD/FST/FSDB) inspection☆62Aug 23, 2026Updated 2 weeks ago
- HDMI with Verilog and an FPGA.☆20Sep 12, 2023Updated 2 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Emulator of one of the oldest machines in Europe - Kyiv.☆21Apr 28, 2022Updated 4 years ago
- UPduino☆29Mar 30, 2020Updated 6 years ago
- Implementation of a circular queue in hardware using verilog.☆17Mar 22, 2019Updated 7 years ago
- A small RISC-V core (SystemVerilog)☆33Aug 26, 2019Updated 7 years ago
- ☆73May 5, 2023Updated 3 years ago
- STM32 based cart for Elektronika MK-90☆25May 1, 2023Updated 3 years ago
- Tiny matrix multiplication ASIC with 4-bit math☆12Apr 19, 2024Updated 2 years ago
- SCARV: a side-channel hardened RISC-V platform☆28Jan 11, 2023Updated 3 years ago
- PDPU: An Open-Source Posit Dot-Product Unit for Deep Learning Applications☆45May 5, 2023Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Forth bindings for the FTDI FT800/Gameduino2☆22Jan 5, 2016Updated 10 years ago
- Advent of Code puzzles, solved in Hardware☆23Jan 13, 2026Updated 7 months ago
- Reference FPGA designs for interfacing with the internal ARM Cortex M3 MCU of the GW1NSR-4C, modified for use with boards like the Tang N…☆12Aug 13, 2022Updated 4 years ago
- Example of Python and PyTest powered workflow for a HDL simulation☆15Jan 17, 2021Updated 5 years ago
- Explore Fibonacci, Galois, and State Space Linear Feedback Shift Register (LFSR) sequence generators☆13Dec 29, 2020Updated 5 years ago
- A guide to creating custom AXI-lite slave peripherals using the Xilinx Vivado tools☆43Jun 14, 2018Updated 8 years ago
- A simple script to build open-source FPGA tools.☆17May 11, 2020Updated 6 years ago
- ☆16Updated this week
- Simple usbmon frontend☆13Jan 20, 2017Updated 9 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- A fork of v7x86☆18Oct 22, 2022Updated 3 years ago
- Algol 60 compiler for Electrologica X1, restored☆16Jul 27, 2025Updated last year
- Automated measurement of crystal parameters using a vector network analyser☆13Jun 17, 2020Updated 6 years ago
- SKY130 SRAM macros generated by SRAM 22☆26May 7, 2026Updated 4 months ago
- RISC-V Matrix Specification☆27Dec 2, 2024Updated last year
- FASM examples for Quarterdeck DESQView☆11Aug 17, 2014Updated 12 years ago
- Regular expressions based on Rob Pike Plan9 regexp9. Forked from https://github.com/attractivechaos/benchmarks/tree/master/reb/regexp9☆16Feb 5, 2022Updated 4 years ago