Verilog implementation of RISC-V: RV32IAC plus much of B. 32-bit or 16-bit bus.
☆20Jul 29, 2021Updated 5 years ago
Alternatives and similar repositories for yrv
Users that are interested in yrv are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆11Jul 12, 2023Updated 3 years ago
- CMake module for build debian packages☆16Mar 31, 2015Updated 11 years ago
- My kicad library (pcb symbols needs extended layer support)☆12Apr 24, 2014Updated 12 years ago
- A compact, configurable RISC-V core☆13Jul 31, 2025Updated last year
- A simple DSP library and command-line tool for Software Defined Radio.☆16Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- materials available to the public☆40Jul 29, 2026Updated 2 weeks ago
- ☆22Oct 26, 2025Updated 9 months ago
- ☆22May 4, 2026Updated 3 months ago
- MIPSfpga+ allows loading programs via UART and has a switchable clock☆113Jun 27, 2019Updated 7 years ago
- A Goldschmidt integer divider written in verilog. Similar to Newton-Raphson but the divison step can be pipelined.☆16Apr 25, 2024Updated 2 years ago
- Quansheng UV-K5 EEPROM programmer☆35Oct 2, 2023Updated 2 years ago
- 🌊 Tool for RTL waveform (VCD/FST) inspection via CLI☆51Updated this week
- HDMI with Verilog and an FPGA.☆20Sep 12, 2023Updated 2 years ago
- Emulator of one of the oldest machines in Europe - Kyiv.☆21Apr 28, 2022Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A small RISC-V core (SystemVerilog)☆33Aug 26, 2019Updated 6 years ago
- ☆73May 5, 2023Updated 3 years ago
- STM32 based cart for Elektronika MK-90☆25May 1, 2023Updated 3 years ago
- Tiny matrix multiplication ASIC with 4-bit math☆12Apr 19, 2024Updated 2 years ago
- SCARV: a side-channel hardened RISC-V platform☆28Jan 11, 2023Updated 3 years ago
- GNU Radio Hierarchial Block(s) to Test and Receive APRS Packet☆39Mar 2, 2026Updated 5 months ago
- PDPU: An Open-Source Posit Dot-Product Unit for Deep Learning Applications☆45May 5, 2023Updated 3 years ago
- Forth bindings for the FTDI FT800/Gameduino2☆22Jan 5, 2016Updated 10 years ago
- Community version of FX-RTOS kernel☆28Oct 20, 2023Updated 2 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Advent of Code puzzles, solved in Hardware☆22Jan 13, 2026Updated 7 months ago
- Reference FPGA designs for interfacing with the internal ARM Cortex M3 MCU of the GW1NSR-4C, modified for use with boards like the Tang N…☆12Aug 13, 2022Updated 4 years ago
- Example of Python and PyTest powered workflow for a HDL simulation☆15Jan 17, 2021Updated 5 years ago
- Explore Fibonacci, Galois, and State Space Linear Feedback Shift Register (LFSR) sequence generators☆13Dec 29, 2020Updated 5 years ago
- A guide to creating custom AXI-lite slave peripherals using the Xilinx Vivado tools☆43Jun 14, 2018Updated 8 years ago
- A simple script to build open-source FPGA tools.☆17May 11, 2020Updated 6 years ago
- Selenite Lite SDR HF Transceiver Base Edition firmware☆39Nov 5, 2025Updated 9 months ago
- This tools offer many simulation of memory design detail parameter. Then you can setting these parameter to running result in your condit…☆19May 30, 2016Updated 10 years ago
- ☆16Jun 23, 2023Updated 3 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- [HISTORICAL] FIPS and higher-level algorithm tests for RISC-V Crypto Extension☆29Jul 23, 2024Updated 2 years ago
- Simple usbmon frontend☆13Jan 20, 2017Updated 9 years ago
- Algol 60 compiler for Electrologica X1, restored☆16Jul 27, 2025Updated last year
- Automated measurement of crystal parameters using a vector network analyser☆13Jun 17, 2020Updated 6 years ago
- SKY130 SRAM macros generated by SRAM 22☆24May 7, 2026Updated 3 months ago
- FASM examples for Quarterdeck DESQView☆11Aug 17, 2014Updated 12 years ago
- RISC-V Matrix Specification☆27Dec 2, 2024Updated last year