Verilog implementation of RISC-V: RV32IAC plus much of B. 32-bit or 16-bit bus.
☆20Jul 29, 2021Updated 4 years ago
Alternatives and similar repositories for yrv
Users that are interested in yrv are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Karnaugh Interactive Extendable ASIC Simulation Board AKA Karnix ASB-254☆19May 19, 2024Updated 2 years ago
- ☆11Jul 12, 2023Updated 2 years ago
- My kicad library (pcb symbols needs extended layer support)☆12Apr 24, 2014Updated 12 years ago
- A compact, configurable RISC-V core☆13Jul 31, 2025Updated 9 months ago
- A fork of v7x86☆18Oct 22, 2022Updated 3 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- Algol 60 compiler for Electrologica X1, restored☆16Jul 27, 2025Updated 10 months ago
- Project PLS is developed based on icarus iverilog and will compile verilog into a much faster optimized model.☆13Nov 15, 2021Updated 4 years ago
- CMake module for build debian packages☆16Mar 31, 2015Updated 11 years ago
- MIPSfpga+ allows loading programs via UART and has a switchable clock☆113Jun 27, 2019Updated 6 years ago
- Emulator of one of the oldest machines in Europe - Kyiv.☆21Apr 28, 2022Updated 4 years ago
- ☆13Apr 19, 2025Updated last year
- just the MS-DOS 2.11 sources, I re-aranged stuff and made it (slightly) easier to rebuild on Windows.☆22May 25, 2024Updated 2 years ago
- Replica of MK-61 programmable calculator is based on a cycle-accurate model of legacy ICs running on a modern microcontroller.☆43Mar 17, 2026Updated 2 months ago
- ☆49Nov 9, 2021Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Modified version of PULP Ara to support Vector Cryptography (Zvk) Instructions☆18Jan 21, 2026Updated 4 months ago
- Optimized RISC-V FP emulation for 32-bit processors☆35May 26, 2021Updated 5 years ago
- Processing Unit with RISCV-32 / RISCV-64 / RISCV-128☆20May 20, 2026Updated last week
- https://www.pouet.net/prod.php?which=71630 HAL 4000 intro by the SandS What's new in the final version: Keen did a lot of optimization…☆12Sep 20, 2019Updated 6 years ago
- Computer architecture learning environment using FPGAs☆15May 17, 2021Updated 5 years ago
- BK-0010-01 on ESP8266 emulator☆37Feb 8, 2019Updated 7 years ago
- HA Archiver GNU GPL by Harri Hirvola☆14Aug 9, 2025Updated 9 months ago
- Open source replacement for the KryoFlux DTC tool☆17Oct 13, 2013Updated 12 years ago
- Verilog implementation of RISC-V: RV32IAC plus much of B. 32-bit or 16-bit bus.☆28Jul 31, 2023Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- UPduino☆29Mar 30, 2020Updated 6 years ago
- A Goldschmidt integer divider written in verilog. Similar to Newton-Raphson but the divison step can be pipelined.☆16Apr 25, 2024Updated 2 years ago
- RISC-V Rocket on the Digilent Zybo Board☆21Aug 6, 2014Updated 11 years ago
- A small RISC-V core (SystemVerilog)☆33Aug 26, 2019Updated 6 years ago
- HDMI with Verilog and an FPGA.☆20Sep 12, 2023Updated 2 years ago
- ☆72May 5, 2023Updated 3 years ago
- Why can't the 6502 virtualize itself? Good question.☆25Mar 30, 2026Updated last month
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆86Apr 1, 2026Updated last month
- BKBTL emulator, Qt version.☆20Jan 8, 2025Updated last year
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- Website for converting floating-point numbers to their binary representation (in hexadecimal)