Verilog implementation of RISC-V: RV32IAC plus much of B. 32-bit or 16-bit bus.
☆19Jul 29, 2021Updated 4 years ago
Alternatives and similar repositories for yrv
Users that are interested in yrv are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Karnaugh Interactive Extendable ASIC Simulation Board AKA Karnix ASB-254☆19May 19, 2024Updated last year
- ☆11Jul 12, 2023Updated 2 years ago
- A compact, configurable RISC-V core☆13Jul 31, 2025Updated 9 months ago
- A fork of v7x86☆17Oct 22, 2022Updated 3 years ago
- Algol 60 compiler for Electrologica X1, restored☆15Jul 27, 2025Updated 9 months ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Project PLS is developed based on icarus iverilog and will compile verilog into a much faster optimized model.☆13Nov 15, 2021Updated 4 years ago
- MIPSfpga+ allows loading programs via UART and has a switchable clock☆113Jun 27, 2019Updated 6 years ago
- Emulator of one of the oldest machines in Europe - Kyiv.☆21Apr 28, 2022Updated 4 years ago
- ☆13Apr 19, 2025Updated last year
- Replica of MK-61 programmable calculator is based on a cycle-accurate model of legacy ICs running on a modern microcontroller.☆43Mar 17, 2026Updated last month
- Modified version of PULP Ara to support Vector Cryptography (Zvk) Instructions☆18Jan 21, 2026Updated 3 months ago
- Optimized RISC-V FP emulation for 32-bit processors☆35May 26, 2021Updated 4 years ago
- Processing Unit with RISCV-32 / RISCV-64 / RISCV-128☆20Apr 19, 2026Updated 2 weeks ago
- https://www.pouet.net/prod.php?which=71630 HAL 4000 intro by the SandS What's new in the final version: Keen did a lot of optimization…☆12Sep 20, 2019Updated 6 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- Computer architecture learning environment using FPGAs☆15May 17, 2021Updated 4 years ago
- BK-0010-01 on ESP8266 emulator☆37Feb 8, 2019Updated 7 years ago
- HA Archiver GNU GPL by Harri Hirvola☆14Aug 9, 2025Updated 9 months ago
- Open source replacement for the KryoFlux DTC tool☆17Oct 13, 2013Updated 12 years ago
- A Goldschmidt integer divider written in verilog. Similar to Newton-Raphson but the divison step can be pipelined.☆16Apr 25, 2024Updated 2 years ago
- RISC-V Rocket on the Digilent Zybo Board☆21Aug 6, 2014Updated 11 years ago
- A small RISC-V core (SystemVerilog)☆33Aug 26, 2019Updated 6 years ago
- Implementation of a circular queue in hardware using verilog.☆17Mar 22, 2019Updated 7 years ago
- HDMI with Verilog and an FPGA.☆20Sep 12, 2023Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- STM32 based cart for Elektronika MK-90☆25May 1, 2023Updated 3 years ago
- ☆71May 5, 2023Updated 3 years ago
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆85Apr 1, 2026Updated last month
- Dialog System for Structured Programming☆23Mar 18, 2017Updated 9 years ago
- Simulate a 4-function TI calculator and the Sinclair Scientific calculator using the original source code☆30Apr 6, 2018Updated 8 years ago
- Reference FPGA designs for interfacing with the internal ARM Cortex M3 MCU of the GW1NSR-4C, modified for use with boards like the Tang N…☆12Aug 13, 2022Updated 3 years ago
- GNU Radio Hierarchial Block(s) to Test and Receive APRS Packet☆39Mar 2, 2026Updated 2 months ago
- ☆16Jun 26, 2024Updated last year
- An AMD am2901 4-bit ALU slice☆10Feb 14, 2023Updated 3 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- This tools offer many simulation of memory design detail parameter. Then you can setting these parameter to running result in your condit…☆17May 30, 2016Updated 9 years ago
- Репозиторий факультатива по функциональной верификации НИУ МИЭТ☆16Aug 24, 2024Updated last year
- SKY130 SRAM macros generated by SRAM 22☆21Aug 19, 2025Updated 8 months ago
- A simple script to build open-source FPGA tools.☆17May 11, 2020Updated 5 years ago
- [HISTORICAL] FIPS and higher-level algorithm tests for RISC-V Crypto Extension☆29Jul 23, 2024Updated last year
- Opulent Voice Modulator and Demodulator in C++ (GPL)☆16Apr 30, 2026Updated last week
- Compiler for PDP-11, written in Python☆24Updated this week