Low Power VLSI Design Concepts & Interview Questions for Top Semiconductor MNCs
☆10Jan 12, 2023Updated 3 years ago
Alternatives and similar repositories for Low-Power-VLSI-Design-LPVLSI
Users that are interested in Low-Power-VLSI-Design-LPVLSI are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Verilog Design, Simulation & Synthesis of Digital ASIC Projects☆18Jan 27, 2023Updated 3 years ago
- Verilog Fundamentals Explained for Beginners and Professionals☆20Jan 15, 2023Updated 3 years ago
- Static Timing Analysis Full Course☆68Jan 14, 2023Updated 3 years ago
- Sociapol is a virtual gaming and socialization platform or Metaverse that closely resembles the real world. It enables users to develop t…☆65Nov 1, 2023Updated 2 years ago
- Digital Design verilog tricky problems having industry standards☆42Jul 30, 2020Updated 5 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- SPI to I2C Protocol Conversion Using Verilog. Final Year BTech project. Also published an IEEE paper.☆14Jul 28, 2021Updated 4 years ago
- A collection of commonly asked RTL design interview questions☆47May 2, 2017Updated 9 years ago
- 8-bit RISC Processor on Logisim☆14Oct 1, 2020Updated 5 years ago
- ☆16May 23, 2024Updated 2 years ago
- ☆17Sep 16, 2022Updated 3 years ago
- System Verilog BootCamp☆25Jan 21, 2022Updated 4 years ago
- Electrical and Computer Engineering project portfolio☆36Sep 22, 2024Updated last year
- This project produces a clean GDSII Layout with all its details that are used to print photomasks used in the fabrication of a behavioral…☆16Oct 16, 2021Updated 4 years ago
- RTL to GDS via Cadence Tools☆17May 17, 2022Updated 4 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- A cache simulator, using the C++ language, to simulate a direct-mapped, fully associative and set-associative cache. It has a set of memo…☆23May 24, 2017Updated 9 years ago
- A Coherent Multiprocessor Cache Simulator Based on the SuperESCalar Cache Model☆28Sep 25, 2013Updated 12 years ago
- Academic project for the course of Digital Systems Design. The aim of the project was to design and implement an IIR audio filter on FPGA☆12Mar 29, 2018Updated 8 years ago
- Build infrastructure for class-wide tapeout for 18-224/624 Intro to Open Source Chip Design, Spring 2023☆21Aug 10, 2023Updated 2 years ago
- In this workshop, we will delve into the process of designing an Application Specific Integrated Circuit (ASIC) from the Register Transf…☆20Aug 19, 2024Updated last year
- Motion Estimation implementation by using Verilog HDL☆13Jun 17, 2024Updated last year
- This project is about building a high FOM 2.4 GHz LNA for Bluetooth Low-Energy (BLE) Standards, using 45nm CMOS technology.☆15Mar 17, 2019Updated 7 years ago
- Routing Visualization for Physical Design☆20Dec 24, 2018Updated 7 years ago
- ☆21Aug 4, 2022Updated 3 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- This repository presents ASIC design flow for UART utilizing RTL to GDS implementation This has been simulated on VCS and has been impl…☆29Apr 29, 2024Updated 2 years ago
- Examples of the TCL Scripts for different purposes and for VLSI Physical Design are provided here for your reference☆36Dec 30, 2022Updated 3 years ago
- Schematic, Layout Design & Simulation in 180nm Technology☆23Nov 21, 2020Updated 5 years ago
- Title : Communication Bridge between I2C and SPI Platform : RTL Coding (Verilog/System Verilog/VHDL) Duration : 1 Month Description : Bot…☆17Aug 21, 2018Updated 7 years ago
- This repository has a list of collaterals needed for ICC2 workshop. It has a modified version of ORCA which was taped-out by NTI.☆28Feb 11, 2024Updated 2 years ago
- Fundamental analog circuit designs to kick start and embark the journey in the world of IC design.☆35Aug 31, 2023Updated 2 years ago
- Find best material to prepare for Gate Electronics and Communication Engineering.☆46Feb 20, 2024Updated 2 years ago
- Verilog HDL files☆180May 23, 2026Updated 2 weeks ago
- This project presents a 10Gb/s transceiver design using 65nm CMOS process, based on a 10GBASE-KR standard.☆29Feb 21, 2019Updated 7 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- This repository is dedicated to exploring the practical aspects of analog electronic circuits and Analog VLSI design. It contains a colle…☆27Jun 4, 2024Updated 2 years ago
- This is this VLSI designing Project. This Project is created in Cadence Virtuoso. See the PDF for Pre-Post layout results and other detai…☆45Mar 22, 2019Updated 7 years ago
- Project Moab, a new open-source balancing robot to help engineers and developers learn how to build real-world autonomous control systems…☆36Jul 12, 2023Updated 2 years ago
- A simple 8 bit UART implementation in Verilog, with tests and timing diagrams☆41Oct 3, 2025Updated 8 months ago
- A list of benchmark suites used in the research related to compilers, program performance, scientific computations etc.☆59Sep 29, 2023Updated 2 years ago
- This project shows how to model a 10-bit pipeline ADC and a 10-bit DAC using ideal components. Used vdc, vpulse, vcvs, switch, res, cap, …☆39Apr 7, 2019Updated 7 years ago
- Assignments of Physical Design for Nanometer ICs (Spring 2017, Prof. Yao-Wen Chang)☆46Dec 24, 2018Updated 7 years ago