vlsiexcellence / Verilog-Crash-CourseView external linksLinks
Verilog Fundamentals Explained for Beginners and Professionals
☆20Jan 15, 2023Updated 3 years ago
Alternatives and similar repositories for Verilog-Crash-Course
Users that are interested in Verilog-Crash-Course are comparing it to the libraries listed below
Sorting:
- Verilog Design, Simulation & Synthesis of Digital ASIC Projects☆17Jan 27, 2023Updated 3 years ago
- System Verilog using Functional Verification☆12Apr 8, 2024Updated last year
- ☆15Jun 7, 2022Updated 3 years ago
- ☆17Jan 13, 2024Updated 2 years ago
- Static Timing Analysis Full Course☆63Jan 14, 2023Updated 3 years ago
- ☆17Feb 16, 2023Updated 2 years ago
- SystemVerilog examples and projects☆20Jun 10, 2025Updated 8 months ago
- System Verilog BootCamp☆25Jan 21, 2022Updated 4 years ago
- Design Verification Engineer interview preparation guide.☆43Jul 20, 2025Updated 6 months ago
- Single Port RAM, Dual Port RAM, FIFO☆31May 17, 2022Updated 3 years ago
- I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.☆26Jul 23, 2023Updated 2 years ago
- UART models for cocotb☆33Sep 7, 2025Updated 5 months ago
- PCIe System Verilog Verification Environment developed for PCIe course☆13Mar 26, 2024Updated last year
- verification of the basic router protocol with UVM testbech //INCLUDED WITH RTL☆14Jan 4, 2019Updated 7 years ago
- Transfer waveforms from Tektronix Oscilloscopes using the High-Speed Interface☆12Jan 19, 2026Updated 3 weeks ago
- 5 stage pipeline implementation of RISC-V 32I Processor.☆10Nov 27, 2024Updated last year
- ☆44Jul 20, 2023Updated 2 years ago
- I2C models for cocotb☆40Sep 7, 2025Updated 5 months ago
- 100 Days of RTL☆408Aug 15, 2024Updated last year
- Code of the exercises, tests and solutions for the programming tracks in exercism.org☆10Aug 22, 2025Updated 5 months ago
- DMA Project using Verilog HDL☆13Dec 26, 2019Updated 6 years ago
- PREEMPT_RT Linux for Real-time Edge Software☆12Dec 18, 2025Updated last month
- ☆10Oct 16, 2023Updated 2 years ago
- Cadence Audio Framework - Hostless☆13Apr 12, 2022Updated 3 years ago
- ☆116Dec 24, 2023Updated 2 years ago
- ☆16Mar 27, 2024Updated last year
- Read Image Files Concurrently☆17Sep 17, 2024Updated last year
- Verification IP for Watchdog☆12Apr 6, 2021Updated 4 years ago
- Python Cloud Function Demo for GCP☆11Aug 28, 2022Updated 3 years ago
- 位宽和深度可定制的异步FIFO☆13May 29, 2024Updated last year
- study uvm step by step☆10Mar 28, 2019Updated 6 years ago
- Base on Synopsys platform using VCS,DC,ICC,PT.☆12May 29, 2021Updated 4 years ago
- Source Code for 'Beginning Perl Programming' by William "Bo" Rothwell☆13Aug 1, 2019Updated 6 years ago
- We open-source our layout level fast EM simulation tool, EMSim, to the public.☆13Feb 8, 2024Updated 2 years ago
- A host monitor program for CamillaDSP.☆13Jul 13, 2025Updated 7 months ago
- 🧠 ResNet: Deep Residual Learning for Image Recognition☆10Sep 18, 2021Updated 4 years ago
- Data logger shield for Arduino☆20Nov 28, 2018Updated 7 years ago
- SystemVerilog Example Files☆11Jan 15, 2013Updated 13 years ago
- Test application for the ALSA AVB driver☆11Nov 17, 2019Updated 6 years ago