Verilog Fundamentals Explained for Beginners and Professionals
☆20Jan 15, 2023Updated 3 years ago
Alternatives and similar repositories for Verilog-Crash-Course
Users that are interested in Verilog-Crash-Course are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Verilog Design, Simulation & Synthesis of Digital ASIC Projects☆20Jan 27, 2023Updated 3 years ago
- Low Power VLSI Design Concepts & Interview Questions for Top Semiconductor MNCs☆12Jan 12, 2023Updated 3 years ago
- Static Timing Analysis Full Course☆76Jan 14, 2023Updated 3 years ago
- ☆17Jan 13, 2024Updated 2 years ago
- ☆19Feb 26, 2024Updated 2 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- System Verilog using Functional Verification☆12Apr 8, 2024Updated 2 years ago
- SPI to I2C Protocol Conversion Using Verilog. Final Year BTech project. Also published an IEEE paper.☆15Jul 28, 2021Updated 5 years ago
- System Verilog BootCamp☆65Jan 21, 2022Updated 4 years ago
- verification of the basic router protocol with UVM testbech //INCLUDED WITH RTL☆15Jan 4, 2019Updated 7 years ago
- ☆16Jun 7, 2022Updated 4 years ago
- 位宽和深度可定制的异步FIFO☆14May 29, 2024Updated 2 years ago
- We open-source our layout level fast EM simulation tool, EMSim, to the public.☆16Feb 8, 2024Updated 2 years ago
- SystemVerilog examples and projects☆21Jun 10, 2025Updated last year
- I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.☆40Jul 23, 2023Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- 100 Days of RTL☆427Aug 15, 2024Updated 2 years ago
- ☆118Dec 24, 2023Updated 2 years ago
- "Mastering Verilog Programming for Digital Circuit Design: RTL and TestBench Codes Practice with HDL-BITS"☆17Aug 13, 2023Updated 3 years ago
- Designing means to communicate as an SPI master, being a part of AXI interface☆21Sep 14, 2023Updated 3 years ago
- ☆22May 25, 2023Updated 3 years ago
- Slides of Dr Sparsh Mittal on "Computer Architecture for AI" (aka Hardware Architecture for Deep Learning) Course☆20Apr 20, 2026Updated 5 months ago
- A 66-order (67 taps) hamming FIR LPF Filter is to be designed with a cutoff frequency of 200 KHZ for a sampling frequency of 1 MHZ☆15Feb 17, 2023Updated 3 years ago
- Single Port RAM, Dual Port RAM, FIFO☆34May 17, 2022Updated 4 years ago
- ☆22Oct 5, 2024Updated last year
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- A place to keep my synthesizable verilog examples.☆59May 19, 2026Updated 4 months ago
- ☆10Oct 16, 2023Updated 2 years ago
- Advanced Peripheral Bus (APB) UVM testbench project☆10Apr 9, 2017Updated 9 years ago
- Verification IP for Watchdog☆13Apr 6, 2021Updated 5 years ago
- ☆16Mar 27, 2024Updated 2 years ago
- RISC-V Double Trap Fast-Track Extension☆15Mar 10, 2026Updated 6 months ago
- AXI Verification using UVM Testbench☆16Oct 20, 2024Updated last year
- ☆45Jul 20, 2023Updated 3 years ago
- ☆21Sep 15, 2024Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- This repository contains an ongoing list of educational resources for python programming, version control with git, mathematics for machi…☆28Jun 18, 2025Updated last year
- UART models for cocotb☆36Aug 24, 2026Updated last month
- Dr Sparsh's lecture slides on RISC-V ISA☆23Jun 9, 2025Updated last year
- Read Image Files Concurrently☆17Sep 17, 2024Updated 2 years ago
- a hardware task scheduler design☆10Sep 14, 2022Updated 4 years ago
- 5 stage pipeline implementation of RISC-V 32I Processor.☆10Nov 27, 2024Updated last year
- SystemVerilog derslerinde yazdığım kodları içermektedir.☆15Nov 19, 2023Updated 2 years ago