Verilog Fundamentals Explained for Beginners and Professionals
☆21Jan 15, 2023Updated 3 years ago
Alternatives and similar repositories for Verilog-Crash-Course
Users that are interested in Verilog-Crash-Course are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Verilog Design, Simulation & Synthesis of Digital ASIC Projects☆20Jan 27, 2023Updated 3 years ago
- Low Power VLSI Design Concepts & Interview Questions for Top Semiconductor MNCs☆12Jan 12, 2023Updated 3 years ago
- Static Timing Analysis Full Course☆78Jan 14, 2023Updated 3 years ago
- ☆17Jan 13, 2024Updated 2 years ago
- ☆19Feb 26, 2024Updated 2 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- System Verilog using Functional Verification☆12Apr 8, 2024Updated 2 years ago
- ☆17Feb 16, 2023Updated 3 years ago
- SPI to I2C Protocol Conversion Using Verilog. Final Year BTech project. Also published an IEEE paper.☆15Jul 28, 2021Updated 5 years ago
- 位宽和深度可定制的异步FIFO☆14May 29, 2024Updated 2 years ago
- Computer Architecture course's project Fall 2018, Innopolis University.☆10Dec 6, 2018Updated 7 years ago
- A place to keep my synthesizable verilog examples.☆59May 19, 2026Updated 5 months ago
- A simple adder implementation and verification using UVM 1.2☆11Nov 19, 2019Updated 6 years ago
- ☆16Jun 7, 2022Updated 4 years ago
- I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.☆40Jul 23, 2023Updated 3 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- System Verilog BootCamp☆69Jan 21, 2022Updated 4 years ago
- Notes I made on RTL design and verification. Currently has verilog, system verilog and formal verification notes☆12Sep 23, 2023Updated 3 years ago
- 100 Days of RTL☆429Aug 15, 2024Updated 2 years ago
- ☆119Dec 24, 2023Updated 2 years ago
- SystemVerilog examples and projects☆21Jun 10, 2025Updated last year
- "Mastering Verilog Programming for Digital Circuit Design: RTL and TestBench Codes Practice with HDL-BITS"☆18Aug 13, 2023Updated 3 years ago
- Designing means to communicate as an SPI master, being a part of AXI interface☆21Sep 14, 2023Updated 3 years ago
- We open-source our layout level fast EM simulation tool, EMSim, to the public.☆16Feb 8, 2024Updated 2 years ago
- ☆22May 25, 2023Updated 3 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Project 4 for the Computer Architecture class☆12Apr 4, 2019Updated 7 years ago
- Slides of Dr Sparsh Mittal on "Computer Architecture for AI" (aka Hardware Architecture for Deep Learning) Course☆20Apr 20, 2026Updated 6 months ago
- A 66-order (67 taps) hamming FIR LPF Filter is to be designed with a cutoff frequency of 200 KHZ for a sampling frequency of 1 MHZ☆15Feb 17, 2023Updated 3 years ago
- ☆19Jun 3, 2026Updated 5 months ago
- RISC-V Double Trap Fast-Track Extension☆15Mar 10, 2026Updated 7 months ago
- AXI Verification using UVM Testbench☆16Oct 20, 2024Updated 2 years ago
- ☆16Mar 27, 2024Updated 2 years ago
- Verification IP for Watchdog☆13Apr 6, 2021Updated 5 years ago
- This project deals with the axi4Lite protocol☆10Jun 2, 2025Updated last year
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- ☆10Oct 16, 2023Updated 3 years ago
- Advanced Peripheral Bus (APB) UVM testbench project☆10Apr 9, 2017Updated 9 years ago
- Source Code for 'Beginning Perl Programming' by William "Bo" Rothwell☆13Aug 1, 2019Updated 7 years ago
- Dr Sparsh's lecture slides on RISC-V ISA☆23Jun 9, 2025Updated last year
- 5 stage pipeline implementation of RISC-V 32I Processor.☆10Nov 27, 2024Updated last year
- Single Port RAM, Dual Port RAM, FIFO☆34May 17, 2022Updated 4 years ago
- The open-source release of "SpikeHard: Efficiency-Driven Neuromorphic Hardware for Heterogeneous Systems-on-Chip"☆12Oct 7, 2023Updated 3 years ago