vlsiexcellence/Verilog-Crash-Course external links

---

GitHub - View repository

GitHub.dev - Open in online code editor

Star history - Growth chart over time

deps.dev - Dependencies and security vulnerabilities

Gitingest - Export source code for LLM usage

Repomix - Export source code for LLM usage

uithub - Export source code for LLM usage

Close

vlsiexcellence/Verilog-Crash-Course

Readme badge preview -

If you own this repo, copy the snippet below and add it to your README.md

---

Copy

[![RelatedRepos](https://img.shields.io/badge/related-repos-yellow)](https://relatedrepos.com/gh/vlsiexcellence/Verilog-Crash-Course)

Close

vlsiexcellence / Verilog-Crash-CourseView on GitHubMore

• External links
• Readme badge

Verilog Fundamentals Explained for Beginners and Professionals

☆20Jan 15, 2023Updated 3 years ago

Alternatives and similar repositories for Verilog-Crash-Course

Users that are interested in Verilog-Crash-Course are comparing it to the libraries listed below

• vlsiexcellence / Digital-ASIC-Design-Projects-

  View on GitHub
  Verilog Design, Simulation & Synthesis of Digital ASIC Projects
  ☆17Jan 27, 2023Updated 3 years ago
• abarajithan11 / cocotb-example

  View on GitHub
  ☆15Jun 7, 2022Updated 3 years ago
• vlsiexcellence / Static-Timing-Analysis-Full-Course

  View on GitHub
  Static Timing Analysis Full Course
  ☆64Jan 14, 2023Updated 3 years ago
• karribharathi / 100-Days-of-RTL

  View on GitHub
  ☆17Jan 13, 2024Updated 2 years ago
• semiDESIgner / 50daysRTLcode

  View on GitHub
  ☆17Feb 16, 2023Updated 3 years ago
• Artityagi123456789 / 100DaysofRTL

  View on GitHub
  ☆18Feb 26, 2024Updated 2 years ago
• mayurkubavat / SystemVerilog

  View on GitHub
  SystemVerilog examples and projects
  ☆20Jun 10, 2025Updated 8 months ago
• Suntrakanesh / System-Verilog-bootcamp

  View on GitHub
  System Verilog BootCamp
  ☆25Jan 21, 2022Updated 4 years ago
• chinthacharan / DV-Interview-Prep-Guide

  View on GitHub
  Design Verification Engineer interview preparation guide.
  ☆44Jul 20, 2025Updated 7 months ago
• nandland / memory

  View on GitHub
  Single Port RAM, Dual Port RAM, FIFO
  ☆32May 17, 2022Updated 3 years ago
• ShashankSirohiya / 100DaysOfRtl

  View on GitHub
  I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.
  ☆26Jul 23, 2023Updated 2 years ago
• alexforencich / cocotbext-uart

  View on GitHub
  UART models for cocotb
  ☆34Sep 7, 2025Updated 5 months ago
• crusader2000 / PCIE-Transaction-Layer-Verification

  View on GitHub
  PCIe System Verilog Verification Environment developed for PCIe course
  ☆14Mar 26, 2024Updated last year
• kumarswamy12 / ROUTER-1-3

  View on GitHub
  verification of the basic router protocol with UVM testbech //INCLUDED WITH RTL
  ☆14Jan 4, 2019Updated 7 years ago
• tektronix / TekHSI

  View on GitHub
  Transfer waveforms from Tektronix Oscilloscopes using the High-Speed Interface
  ☆12Updated this week
• KOTHAVANI / 100-Days-of-RTL-code

  View on GitHub
  ☆44Jul 20, 2023Updated 2 years ago
• raulbehl / 100DaysOfRTL

  View on GitHub
  100 Days of RTL
  ☆408Aug 15, 2024Updated last year
• foss-xtensa / xaf-hostless

  View on GitHub
  Cadence Audio Framework - Hostless
  ☆13Apr 12, 2022Updated 3 years ago
• nxp-real-time-edge-sw / real-time-edge-linux

  View on GitHub
  PREEMPT_RT Linux for Real-time Edge Software
  ☆13Dec 18, 2025Updated 2 months ago
• ChinnuReddySeelam / 100DaysRTL_Part1_HDL

  View on GitHub
  ☆10Oct 16, 2023Updated 2 years ago
• DSJAHNAVI / 100-Days-Of-RTL

  View on GitHub
  ☆11Mar 12, 2024Updated last year
• openxjarvis / openclaw-python

  View on GitHub
  python clone of openclaw , Jarvis is coming.
  ☆30Updated this week
• Ummidichandrika / 100-Days-of-RTL

  View on GitHub
  ☆116Dec 24, 2023Updated 2 years ago
• openhwgroup / cvw-arch-verif

  View on GitHub
  The purpose of the repo is to support CORE-V Wally architectural verification
  ☆17Nov 11, 2025Updated 3 months ago
• IEEE-NITK / VLSI_design-of-RISC

  View on GitHub
  IEEE Executive project for the year 2021-2022
  ☆11Nov 22, 2022Updated 3 years ago
• pulp-platform / apb_timer

  View on GitHub
  APB Timer Unit
  ☆13Oct 30, 2025Updated 4 months ago
• Wang-Yue / CamillaDSP-Monitor

  View on GitHub
  A host monitor program for CamillaDSP.
  ☆14Jul 13, 2025Updated 7 months ago
• kdurant / uvm_study

  View on GitHub
  study uvm step by step
  ☆10Mar 28, 2019Updated 6 years ago
• ehao222 / ASIC-design-example-RISC-CPU

  View on GitHub
  Base on Synopsys platform using VCS,DC,ICC,PT.
  ☆12May 29, 2021Updated 4 years ago
• kumarrishav14 / arm_watchdog

  View on GitHub
  Verification IP for Watchdog
  ☆12Apr 6, 2021Updated 4 years ago
• adafruit / Data-Logger-shield

  View on GitHub
  Data logger shield for Arduino
  ☆20Nov 28, 2018Updated 7 years ago
• jinyier / EMSim

  View on GitHub
  We open-source our layout level fast EM simulation tool, EMSim, to the public.
  ☆14Feb 8, 2024Updated 2 years ago
• Kocha / systemverilog

  View on GitHub
  SystemVerilog Example Files
  ☆11Jan 15, 2013Updated 13 years ago
• Vidhi24-hub / 100daysofrtl

  View on GitHub
  ☆16Mar 27, 2024Updated last year
• induarun9086 / avbtest

  View on GitHub
  Test application for the ALSA AVB driver
  ☆11Nov 17, 2019Updated 6 years ago
• muhammedkamal / DMA-

  View on GitHub
  DMA Project using Verilog HDL
  ☆14Dec 26, 2019Updated 6 years ago
• Verdvana / Async_FIFO

  View on GitHub
  位宽和深度可定制的异步FIFO
  ☆14May 29, 2024Updated last year
• stefanbertos / for-developers-gcp-cloud-function-python

  View on GitHub
  Python Cloud Function Demo for GCP
  ☆12Aug 28, 2022Updated 3 years ago
• xcore / ap_par_audio_dsp

  View on GitHub
  XMOS Parallel Audio DSP example
  ☆10May 4, 2011Updated 14 years ago