jg-fossh / Goldschmidt_Integer_Divider_Parallel
A Goldschmidt integer divider written in verilog. Similar to Newton-Raphson but the divison step can be pipelined.
☆14Updated last year
Alternatives and similar repositories for Goldschmidt_Integer_Divider_Parallel:
Users that are interested in Goldschmidt_Integer_Divider_Parallel are comparing it to the libraries listed below
- A simple, scalable, source-synchronous, all-digital DDR link☆25Updated 2 months ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆65Updated 4 months ago
- Open source process design kit for 28nm open process☆54Updated last year
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆63Updated 4 years ago
- Simple single-port AXI memory interface☆41Updated 10 months ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆54Updated 3 months ago
- Platform Level Interrupt Controller☆40Updated 11 months ago
- SystemVerilog IPs and Modules for architectural redundancy designs.☆13Updated this week
- ☆26Updated 2 weeks ago
- RISC-V Nox core☆62Updated last month
- YosysHQ SVA AXI Properties☆37Updated 2 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆73Updated 2 years ago
- USB -> AXI Debug Bridge☆36Updated 3 years ago
- ☆25Updated 3 years ago
- Pure digital components of a UCIe controller☆62Updated 3 weeks ago
- DUTH RISC-V Superscalar Microprocessor☆31Updated 6 months ago
- DMA Hardware Description with Verilog☆14Updated 5 years ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆41Updated 2 years ago
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆74Updated this week
- JTAG Test Access Port (TAP)☆33Updated 10 years ago
- IEEE 754 single precision floating point library in systemverilog and vhdl☆29Updated 4 months ago
- ☆20Updated 5 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆65Updated 2 months ago
- General Purpose AXI Direct Memory Access☆49Updated 11 months ago
- AXI Adapter(s) for RISC-V Atomic Operations☆62Updated 8 months ago
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆39Updated 2 years ago
- Verilog HDL implementation of SDRAM controller and SDRAM model☆23Updated 10 months ago
- ☆23Updated 2 weeks ago
- This repo shows an implementation of an FPGA from RTL to GDS with open Skywater-130 pdk☆30Updated 3 years ago
- Educational verilog library that supports IEEE754 floating point arithmetic with a parametrizable mantissa and exponent☆25Updated last month