A Goldschmidt integer divider written in verilog. Similar to Newton-Raphson but the divison step can be pipelined.
☆16Apr 25, 2024Updated 2 years ago
Alternatives and similar repositories for Goldschmidt_Integer_Divider_Parallel
Users that are interested in Goldschmidt_Integer_Divider_Parallel are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- FPU Double VHDL☆12Jul 17, 2014Updated 11 years ago
- RISC-V Matrix Specification☆26Dec 2, 2024Updated last year
- ☆17Apr 3, 2022Updated 4 years ago
- Hardware implementation of an OmniXtend Memory Endpoint/Lowest Point of Coherence.☆19Jan 29, 2026Updated 3 months ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆82Apr 28, 2026Updated last week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- The code for an FPGA softcore comparison☆11Jun 21, 2020Updated 5 years ago
- Modified version of PULP Ara to support Vector Cryptography (Zvk) Instructions☆18Jan 21, 2026Updated 3 months ago
- IPs for data-plane integration of Hardware Processing Engines (HWPEs) within a PULP system☆21Jan 17, 2026Updated 3 months ago
- Processing Unit with RISCV-32 / RISCV-64 / RISCV-128☆20Apr 19, 2026Updated 2 weeks ago
- Computer architecture learning environment using FPGAs☆15May 17, 2021Updated 4 years ago
- TinyVers Heterogeneous SoC consists of a reconfigurable FlexML accelerator, a RISC-V processor, an eMRAM and a power management system.☆24Jul 12, 2023Updated 2 years ago
- SystemVerilog examples for a digital design course☆14Mar 30, 2021Updated 5 years ago
- An Energy-Efficient Spiking Neural Network for Finger Velocity Decoding for Implantable Brain-Machine Interface☆12Apr 12, 2022Updated 4 years ago
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆37Jan 16, 2025Updated last year
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- INT-Q Extension of the CMSIS-NN library for ARM Cortex-M target☆18Jan 10, 2020Updated 6 years ago
- Intel Compiler for SystemC☆29Jun 1, 2023Updated 2 years ago
- RADIX-4 SRT division☆12Oct 31, 2019Updated 6 years ago
- A default project for Terasic's DE1_SOC Altera Cyclone V SoC Development Boards☆11May 1, 2016Updated 10 years ago
- FastFeedForward Networks☆20Dec 8, 2023Updated 2 years ago
- RISC-V Rocket on the Digilent Zybo Board☆21Aug 6, 2014Updated 11 years ago
- BSC Development Workstation (BDW)☆33Updated this week
- SCARV: a side-channel hardened RISC-V platform☆28Jan 11, 2023Updated 3 years ago
- An attempt to reverse engineer a bitstream made for an AL3-10 FPGA☆16Jan 6, 2023Updated 3 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Mathy.js is a simple formula parsing library☆21Sep 9, 2013Updated 12 years ago
- A practical and easy to use generic HTTP client library for the Yun.☆13Aug 20, 2022Updated 3 years ago
- JPEG Compression RTL implementation☆11Aug 19, 2017Updated 8 years ago
- Wrappers for open source FPU hardware implementations.☆37Nov 27, 2025Updated 5 months ago
- A verilog parser☆19Apr 12, 2024Updated 2 years ago
- SystemVerilog vim scripts☆68Jan 25, 2023Updated 3 years ago
- Vortex Graphics☆94Oct 2, 2024Updated last year
- ⚡️ Arduino Rest Server "route-oriented"☆13Mar 29, 2020Updated 6 years ago
- J-core SOC for ice40 FPGA☆20Dec 8, 2019Updated 6 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Projects using the Sipeed Tang Primer FPGA development board☆17Dec 6, 2020Updated 5 years ago
- unsigned Radix-2 SRT division,基2除法☆16May 12, 2015Updated 10 years ago
- this repository contains all the ip projects presented in the HLS/RISC-V/Computer Architecture book written by Goossens and published by …☆30Sep 5, 2025Updated 8 months ago
- [HISTORICAL] FIPS and higher-level algorithm tests for RISC-V Crypto Extension☆29Jul 23, 2024Updated last year
- UVM Python Verification Agents Library☆15Mar 18, 2021Updated 5 years ago
- Ethernet switch implementation written in Verilog☆64Jun 13, 2023Updated 2 years ago
- ☆24Nov 4, 2023Updated 2 years ago