A Goldschmidt integer divider written in verilog. Similar to Newton-Raphson but the divison step can be pipelined.
☆16Apr 25, 2024Updated 2 years ago
Alternatives and similar repositories for Goldschmidt_Integer_Divider_Parallel
Users that are interested in Goldschmidt_Integer_Divider_Parallel are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- An implementation of memcpy for amd64 with clang/gcc☆15Feb 7, 2022Updated 4 years ago
- RISC-V Matrix Specification☆27Dec 2, 2024Updated last year
- An Energy-Efficient Spiking Neural Network for Finger Velocity Decoding for Implantable Brain-Machine Interface☆12Apr 12, 2022Updated 4 years ago
- ☆10Feb 3, 2017Updated 9 years ago
- Hardware implementation of an OmniXtend Memory Endpoint/Lowest Point of Coherence.☆20Jan 29, 2026Updated 9 months ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- The 'missing header' for Chisel☆24Feb 5, 2026Updated 8 months ago
- OpenRISC processor IP core based on Tomasulo algorithm☆17Feb 18, 2022Updated 4 years ago
- Huffman encoder☆10Sep 8, 2013Updated 13 years ago
- Verilog implementation of RISC-V: RV32IAC plus much of B. 32-bit or 16-bit bus.☆20Jul 29, 2021Updated 5 years ago
- Modified version of PULP Ara to support Vector Cryptography (Zvk) Instructions☆17Jan 21, 2026Updated 9 months ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆84Jul 18, 2026Updated 3 months ago
- materials available to the public☆45Sep 24, 2026Updated last month
- Computer architecture learning environment using FPGAs☆15May 17, 2021Updated 5 years ago
- The code for an FPGA softcore comparison☆11Jun 21, 2020Updated 6 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- INT-Q Extension of the CMSIS-NN library for ARM Cortex-M target☆18Jan 10, 2020Updated 6 years ago
- Shell Arduino library to provide the standard built-in libraries☆10Sep 27, 2026Updated last month
- RISC-V Rocket on the Digilent Zybo Board☆21Aug 6, 2014Updated 12 years ago
- SystemVerilog examples for a digital design course☆14Mar 30, 2021Updated 5 years ago
- A Chisel verison of the tiny-gpu project, with more verification codes than original implementation☆14Jan 22, 2025Updated last year
- RADIX-4 SRT division☆13Oct 31, 2019Updated 7 years ago
- Intel Compiler for SystemC☆31Jun 1, 2023Updated 3 years ago
- IPs for data-plane integration of Hardware Processing Engines (HWPEs) within a PULP system☆22Aug 19, 2026Updated 2 months ago
- SCARV: a side-channel hardened RISC-V platform☆28Jan 11, 2023Updated 3 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- ☆12Apr 5, 2021Updated 5 years ago
- Generates C++ code from a JSON AST☆16Dec 15, 2013Updated 12 years ago
- A tool for creating HDL-Schematics☆10Updated this week
- Selectively Damped Least Squares for Inverse Kinematics, in JavaScript☆12Dec 2, 2018Updated 7 years ago
- ☆17Feb 16, 2023Updated 3 years ago
- Markov Chain Monte Carlo binary network optimization☆12Dec 16, 2021Updated 4 years ago
- this repository contains all the ip projects presented in the HLS/RISC-V/Computer Architecture book written by Goossens and published by …☆30Sep 5, 2025Updated last year
- JPEG Compression RTL implementation☆11Aug 19, 2017Updated 9 years ago
- Wrappers for open source FPU hardware implementations.☆37Nov 27, 2025Updated 11 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- WASM opcodes, all in one place☆10Jan 11, 2019Updated 7 years ago
- Adding UVM support to Icarus Verilog (and Verilator in near future) by taking a step-by-step, bottom-up approach.☆24Dec 27, 2022Updated 3 years ago
- MATLAB/Octave generator of Hamming ECC coding. Output format is Verilog HDL.☆12Dec 27, 2022Updated 3 years ago
- [HISTORICAL] FIPS and higher-level algorithm tests for RISC-V Crypto Extension☆29Jul 23, 2024Updated 2 years ago
- J-core SOC for ice40 FPGA☆20Dec 8, 2019Updated 6 years ago
- Projects using the Sipeed Tang Primer FPGA development board☆17Dec 6, 2020Updated 5 years ago
- Ethernet switch implementation written in Verilog☆66Jun 13, 2023Updated 3 years ago