A Goldschmidt integer divider written in verilog. Similar to Newton-Raphson but the divison step can be pipelined.
☆16Apr 25, 2024Updated 2 years ago
Alternatives and similar repositories for Goldschmidt_Integer_Divider_Parallel
Users that are interested in Goldschmidt_Integer_Divider_Parallel are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- FPU Double VHDL☆12Jul 17, 2014Updated 12 years ago
- RISC-V Matrix Specification☆27Dec 2, 2024Updated last year
- An example Hardware Processing Engine☆12Feb 4, 2023Updated 3 years ago
- An implementation of memcpy for amd64 with clang/gcc☆15Feb 7, 2022Updated 4 years ago
- ☆17Apr 3, 2022Updated 4 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- Hardware implementation of an OmniXtend Memory Endpoint/Lowest Point of Coherence.☆20Jan 29, 2026Updated 8 months ago
- ☆10Feb 3, 2017Updated 9 years ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆84Jul 18, 2026Updated 2 months ago
- Modified version of PULP Ara to support Vector Cryptography (Zvk) Instructions☆16Jan 21, 2026Updated 8 months ago
- The 'missing header' for Chisel☆24Feb 5, 2026Updated 8 months ago
- Shell Arduino library to provide the standard built-in libraries☆10Sep 27, 2026Updated 2 weeks ago
- IPs for data-plane integration of Hardware Processing Engines (HWPEs) within a PULP system☆21Aug 19, 2026Updated last month
- Processing Unit with RISCV-32 / RISCV-64 / RISCV-128☆20Aug 9, 2026Updated 2 months ago
- Computer architecture learning environment using FPGAs☆15May 17, 2021Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- The code for an FPGA softcore comparison☆11Jun 21, 2020Updated 6 years ago
- SystemVerilog examples for a digital design course☆14Mar 30, 2021Updated 5 years ago
- A default project for Terasic's DE1_SOC Altera Cyclone V SoC Development Boards☆11May 1, 2016Updated 10 years ago
- FastFeedForward Networks☆20Dec 8, 2023Updated 2 years ago
- RISC-V Rocket on the Digilent Zybo Board☆21Aug 6, 2014Updated 12 years ago
- Intel Compiler for SystemC☆31Jun 1, 2023Updated 3 years ago
- RADIX-4 SRT division☆13Oct 31, 2019Updated 6 years ago
- Atom linter for Verilog/SystemVerilog, using Icarus Verilog, Slang, Verible or Verilator.☆10Jul 12, 2023Updated 3 years ago
- BSC Development Workstation (BDW)☆34Sep 26, 2026Updated 2 weeks ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- SCARV: a side-channel hardened RISC-V platform☆28Jan 11, 2023Updated 3 years ago
- An attempt to reverse engineer a bitstream made for an AL3-10 FPGA☆16Jan 6, 2023Updated 3 years ago
- SystemVerilog vim scripts☆69Jan 25, 2023Updated 3 years ago
- Wrappers for open source FPU hardware implementations.☆37Nov 27, 2025Updated 10 months ago
- REST Client library for Arduino. Requires Arduino Ethernet or Ethernet shield. Data is sent in HTTP query args as Internet of Things 'IOT…☆13Jan 16, 2020Updated 6 years ago
- JPEG Compression RTL implementation☆11Aug 19, 2017Updated 9 years ago
- ⚡️ Arduino Rest Server "route-oriented"☆13Mar 29, 2020Updated 6 years ago
- Vortex Graphics☆101Oct 2, 2024Updated 2 years ago
- ☆12Apr 5, 2021Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆13Nov 9, 2023Updated 2 years ago
- J-core SOC for ice40 FPGA☆20Dec 8, 2019Updated 6 years ago
- Ethernet switch implementation written in Verilog☆66Jun 13, 2023Updated 3 years ago
- this repository contains all the ip projects presented in the HLS/RISC-V/Computer Architecture book written by Goossens and published by …☆30Sep 5, 2025Updated last year
- Projects using the Sipeed Tang Primer FPGA development board☆17Dec 6, 2020Updated 5 years ago
- [HISTORICAL] FIPS and higher-level algorithm tests for RISC-V Crypto Extension☆29Jul 23, 2024Updated 2 years ago
- Mirror of the Si2 LEF/DEF parser (v5.8)☆23Sep 15, 2026Updated 3 weeks ago