A Goldschmidt integer divider written in verilog. Similar to Newton-Raphson but the divison step can be pipelined.
☆16Apr 25, 2024Updated 2 years ago
Alternatives and similar repositories for Goldschmidt_Integer_Divider_Parallel
Users that are interested in Goldschmidt_Integer_Divider_Parallel are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- FPU Double VHDL☆12Jul 17, 2014Updated 11 years ago
- RISC-V Matrix Specification☆26Dec 2, 2024Updated last year
- An example Hardware Processing Engine☆12Feb 4, 2023Updated 3 years ago
- An implementation of memcpy for amd64 with clang/gcc☆15Feb 7, 2022Updated 4 years ago
- ☆17Apr 3, 2022Updated 4 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆82Apr 28, 2026Updated last month
- Verilog implementation of RISC-V: RV32IAC plus much of B. 32-bit or 16-bit bus.☆20Jul 29, 2021Updated 4 years ago
- The code for an FPGA softcore comparison☆11Jun 21, 2020Updated 5 years ago
- Modified version of PULP Ara to support Vector Cryptography (Zvk) Instructions☆18Jan 21, 2026Updated 4 months ago
- IPs for data-plane integration of Hardware Processing Engines (HWPEs) within a PULP system☆21May 27, 2026Updated 2 weeks ago
- Processing Unit with RISCV-32 / RISCV-64 / RISCV-128☆20Updated this week
- Computer architecture learning environment using FPGAs☆15May 17, 2021Updated 5 years ago
- TinyVers Heterogeneous SoC consists of a reconfigurable FlexML accelerator, a RISC-V processor, an eMRAM and a power management system.☆24Jul 12, 2023Updated 2 years ago
- SystemVerilog examples for a digital design course☆14Mar 30, 2021Updated 5 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- An Energy-Efficient Spiking Neural Network for Finger Velocity Decoding for Implantable Brain-Machine Interface☆12Apr 12, 2022Updated 4 years ago
- INT-Q Extension of the CMSIS-NN library for ARM Cortex-M target☆18Jan 10, 2020Updated 6 years ago
- Intel Compiler for SystemC☆30Jun 1, 2023Updated 3 years ago
- RADIX-4 SRT division☆12Oct 31, 2019Updated 6 years ago
- Atom linter for Verilog/SystemVerilog, using Icarus Verilog, Slang, Verible or Verilator.☆10Jul 12, 2023Updated 2 years ago
- FastFeedForward Networks☆20Dec 8, 2023Updated 2 years ago
- RISC-V Rocket on the Digilent Zybo Board☆21Aug 6, 2014Updated 11 years ago
- Wishbone SATA Controller☆26Jun 6, 2026Updated last week
- BSC Development Workstation (BDW)☆33May 1, 2026Updated last month
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- An attempt to reverse engineer a bitstream made for an AL3-10 FPGA☆16Jan 6, 2023Updated 3 years ago
- Mathy.js is a simple formula parsing library☆21Sep 9, 2013Updated 12 years ago
- ☆13Nov 9, 2023Updated 2 years ago
- A practical and easy to use generic HTTP client library for the Yun.☆13Aug 20, 2022Updated 3 years ago
- JPEG Compression RTL implementation☆11Aug 19, 2017Updated 8 years ago
- Wrappers for open source FPU hardware implementations.☆37Nov 27, 2025Updated 6 months ago
- A verilog parser☆19Apr 12, 2024Updated 2 years ago
- REST Client library for Arduino. Requires Arduino Ethernet or Ethernet shield. Data is sent in HTTP query args as Internet of Things 'IOT…☆13Jan 16, 2020Updated 6 years ago
- ☆33Mar 19, 2025Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ⚡️ Arduino Rest Server "route-oriented"☆13Mar 29, 2020Updated 6 years ago
- Vortex Graphics☆97Oct 2, 2024Updated last year
- J-core SOC for ice40 FPGA☆20Dec 8, 2019Updated 6 years ago
- Projects using the Sipeed Tang Primer FPGA development board☆16Dec 6, 2020Updated 5 years ago
- Mirror of the Si2 LEF/DEF parser (v5.8)☆19Oct 8, 2021Updated 4 years ago
- unsigned Radix-2 SRT division,基2除法☆17May 12, 2015Updated 11 years ago
- this repository contains all the ip projects presented in the HLS/RISC-V/Computer Architecture book written by Goossens and published by …☆29Sep 5, 2025Updated 9 months ago