Репозиторий факультатива по функциональной верификации НИУ МИЭТ
☆19Aug 24, 2024Updated 2 years ago
Alternatives and similar repositories for verif_elective_miet
Users that are interested in verif_elective_miet are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Репозиторий канала Verification For All☆15May 27, 2026Updated 4 months ago
- Открытый ознакомительный курс "Введение в функциональную верификацию RISC-V ядер"☆53Sep 20, 2026Updated last week
- Методические материалы курса "Практикум по ПЛИС"☆51May 29, 2026Updated 3 months ago
- Открытое RISC-V процессорное ядро MIRISCV для образовательных целей☆32Dec 5, 2024Updated last year
- Laboratory course on RISC-V Processor Development☆356Sep 16, 2026Updated last week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- FPGA exercise for beginners☆46Oct 13, 2025Updated 11 months ago
- ☆11Jul 12, 2023Updated 3 years ago
- Материалы по курсу Углубленное изучение языка С (факультатив) для студентов МИЭТ☆12Feb 4, 2025Updated last year
- Архитектуры процессорных систем (старый репозиторий, ранее размещавшийся по адресу github.com/MPSU/APS)☆101Jan 27, 2024Updated 2 years ago
- SystemVerilog language-oriented exercises☆183Jul 8, 2026Updated 2 months ago
- Исходные коды к главам книги "Цифровой синтез: практический курс" (под ред. А.Ю. Романова и Ю.В. Панчула)☆66Sep 15, 2023Updated 3 years ago
- Linter for SystemVerilog Assertions (SVA). Following the philosophy of BYOL - Build Your Own Linter, SVALint is an example of ho users ca…☆21Aug 23, 2026Updated last month
- Учебные материалы Альянса RISC-V☆17Jun 30, 2025Updated last year
- Методические материалы к лабораторным работам дисциплины "Проектирование цифровых устройств на языке Verilog"☆12Sep 4, 2023Updated 3 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- ☆49Nov 9, 2021Updated 4 years ago
- 🌊 CLI tool for RTL waveform (VCD/FST/FSDB) inspection☆65Sep 17, 2026Updated last week
- Полезные ресурсы по тематике FPGA / ПЛИС☆183Oct 28, 2025Updated 11 months ago
- 📊 Tools collection (NumPy + Matplotlib based) to do spectral analysis and calculate the key performance parameters of an ADC☆23Jun 26, 2023Updated 3 years ago
- A tool for modeling FSMs by VHDL or Verilog☆14Updated this week
- CPU microarchitecture, step by step☆198Jun 26, 2022Updated 4 years ago
- human-in-the-loop HDL training tool☆44Feb 27, 2024Updated 2 years ago
- MIPSfpga+ allows loading programs via UART and has a switchable clock☆113Jun 27, 2019Updated 7 years ago
- Build a SystemVerilog Environment for an ALU, using OOP testbench components as; stimulus generator, driver, monitor, scoreboard. ALU was…☆10Mar 4, 2023Updated 3 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- SystemVerilog modules and classes commonly used for verification☆58Jan 5, 2026Updated 8 months ago
- Blackman-Harris Window functions (3-, 5-, 7-term etc.) from 1K to 64M points based only on LUTs and DSP48s FPGA resources. Main core - CO…☆13Aug 14, 2020Updated 6 years ago
- Standard and Curated cores, tested and working.☆11Dec 29, 2022Updated 3 years ago
- ☆25Sep 11, 2026Updated 2 weeks ago
- list of links to resources related to functional verification☆12Sep 10, 2023Updated 3 years ago
- SystemVerilog language-oriented exercises☆63Jul 8, 2026Updated 2 months ago
- High speed C/C++ based behavioural VHDL/Verilog co-simulation memory model☆35Feb 2, 2026Updated 7 months ago
- Python script for generating Xilinx .coe files for RAM initializing☆20Jan 3, 2019Updated 7 years ago
- Nios II Vscode Extension☆10Sep 17, 2020Updated 6 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- 🇯 JSON encoder and decoder in pure SystemVerilog☆16Jul 7, 2024Updated 2 years ago
- Free, structured learning library for 10 AI careers paying $135K-$1M+ in 2026. Companion to the @exploraX_ article.☆20Jul 14, 2026Updated 2 months ago
- Implementation of a circular queue in hardware using verilog.☆18Mar 22, 2019Updated 7 years ago
- A Python package for creating and solving constrained randomization problems.☆19Updated this week
- Drawio => VHDL and Verilog☆62Oct 15, 2023Updated 2 years ago
- ready binary files of firmware and programs☆26Sep 18, 2026Updated last week
- Automates signal integrity (SI) and power integrity (PI) related simulations.☆18Aug 1, 2026Updated last month