serge0699 / verif_elective_mietLinks
Репозиторий факультатива по функциональной верификации НИУ МИЭТ
☆13Updated last year
Alternatives and similar repositories for verif_elective_miet
Users that are interested in verif_elective_miet are comparing it to the libraries listed below
Sorting:
- Открытый ознакомительный курс "Введение в функциональную верификацию RISC-V ядер"☆44Updated 3 months ago
- Contains source code for sin/cos table verification using UVM☆20Updated 4 years ago
- Открытое RISC-V процессорное ядро MIRISCV для образовательных целей☆21Updated 10 months ago
- Example of Python and PyTest powered workflow for a HDL simulation☆15Updated 4 years ago
- Репозиторий заданий и примеров направления функциональной верификации Школы синтеза цифровых схем☆22Updated 6 months ago
- human-in-the-loop HDL training tool☆38Updated last year
- 🇯 JSON encoder and decoder in pure SystemVerilog☆12Updated last year
- High speed C/C++ based behavioural VHDL/Verilog co-simulation memory model☆24Updated 3 months ago
- SDRAM controller for MIPSfpga+ system☆24Updated 5 years ago
- Repository gathering basic modules for CDC purpose☆54Updated 5 years ago
- SystemVerilog language-oriented exercises☆127Updated 4 months ago
- Examples for using pyuvm☆20Updated last year
- Static Timing Analysis Full Course☆62Updated 2 years ago
- SystemVerilog Linter based on pyslang☆31Updated 5 months ago
- SystemVerilog FSM generator☆32Updated last year
- Drawio => VHDL and Verilog☆61Updated 2 years ago
- Light Utilization with Multicycle Operational Stages (LUMOS) RISC-V Processor☆48Updated 9 months ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆50Updated last year
- An open-source HDL register code generator fast enough to run in real time.☆74Updated last week
- ☆48Updated 3 years ago
- Verilog HDL implementation of SDRAM controller and SDRAM model☆31Updated last year
- ☆33Updated 2 years ago
- Полезные ресурсы по тематике FPGA / ПЛИС☆171Updated 11 months ago
- Common SystemVerilog RTL modules for RgGen☆13Updated last month
- Project and presentation for SpaceX Application☆14Updated 8 years ago
- A Xtext based SystemRDL editor with syntax highlighting and context sensitive help☆12Updated last year
- SoCGen is a tool that automates SoC design by taking in a JSON description of the system and producing the final GDS-II. SoCGen supports …☆39Updated 4 years ago
- Python Tool for UVM Testbench Generation☆54Updated last year
- Control and Status Register map generator for HDL projects☆127Updated 5 months ago
- This repo is created to include illustrative examples on object oriented design pattern in SV☆60Updated 2 years ago