Alternatives and similar repositories for verif_elective_miet

Users that are interested in verif_elective_miet are comparing it to the libraries listed below

• riscv-tests-intro / riscv-tests-intro

  View on GitHub
  Открытый ознакомительный курс "Введение в функциональную верификацию RISC-V ядер"
  ☆47Nov 7, 2025Updated 3 months ago
• nrot / WaveGen

  View on GitHub
  ☆11Jul 12, 2023Updated 2 years ago
• MPSU / MIRISCV

  View on GitHub
  Открытое RISC-V процессорное ядро MIRISCV для образовательных целей
  ☆23Dec 5, 2024Updated last year
• vlotnik / uvm_sin_cos_table

  View on GitHub
  Contains source code for sin/cos table verification using UVM
  ☆21Mar 9, 2021Updated 4 years ago
• serge0699 / synth_school_verif_tasks

  View on GitHub
  Репозиторий заданий и примеров направления функциональной верификации Школы синтеза цифровых схем
  ☆21Apr 11, 2025Updated 10 months ago
• matthiasschweikart / HDL-FSM-Editor

  View on GitHub
  A tool for modeling FSMs by VHDL or Verilog
  ☆11Feb 9, 2026Updated last week
• MPSU / exAPS

  View on GitHub
  Архитектуры процессорных систем (старый репозиторий, ранее размещавшийся по адресу github.com/MPSU/APS)
  ☆97Jan 27, 2024Updated 2 years ago
• RISCV-Alliance-Education / RISCV-Curricula

  View on GitHub
  Учебные материалы Альянса RISC-V
  ☆16Jun 30, 2025Updated 7 months ago
• FPGA-Systems / fpga-awesome-list

  View on GitHub
  Полезные ресурсы по тематике FPGA / ПЛИС
  ☆177Oct 28, 2025Updated 3 months ago
• asicguy / spacex_uart

  View on GitHub
  Project and presentation for SpaceX Application
  ☆14Jul 21, 2017Updated 8 years ago
• esynr3z / pyhdlsim

  View on GitHub
  Example of Python and PyTest powered workflow for a HDL simulation
  ☆15Jan 17, 2021Updated 5 years ago
• MPSU / APS

  View on GitHub
  Методические материалы по разработке процессора архитектуры RISC-V
  ☆308Updated this week
• FPGA-InsideOut / hdlgadgets

  View on GitHub
  human-in-the-loop HDL training tool
  ☆40Feb 27, 2024Updated last year
• esynr3z / adc-eval

  View on GitHub
  📊 Tools collection (NumPy + Matplotlib based) to do spectral analysis and calculate the key performance parameters of an ADC
  ☆23Jun 26, 2023Updated 2 years ago
• pulp-platform / common_verification

  View on GitHub
  SystemVerilog modules and classes commonly used for verification
  ☆57Jan 5, 2026Updated last month
• NickolayTernovoy / risc-v_awesome_list

  View on GitHub
  ☆48Nov 9, 2021Updated 4 years ago
• MPSU / FPGA_pract

  View on GitHub
  Методические материалы курса "Практикум по ПЛИС"
  ☆41Updated this week
• TommyE79 / SITLINV-FPGA_Board

  View on GitHub
  Xlinix Kintex 7 based PCIE development board
  ☆34Sep 24, 2023Updated 2 years ago
• FPGA-Systems / drawio-hdl-builder

  View on GitHub
  Drawio => VHDL and Verilog
  ☆61Oct 15, 2023Updated 2 years ago
• vlsiexcellence / Static-Timing-Analysis-Full-Course

  View on GitHub
  Static Timing Analysis Full Course
  ☆64Jan 14, 2023Updated 3 years ago
• RomeoMe5 / DDLM

  View on GitHub
  Исходные коды к главам книги "Цифровой синтез: практический курс" (под ред. А.Ю. Романова и Ю.В. Панчула)
  ☆63Sep 15, 2023Updated 2 years ago
• MIPSfpga / mipsfpga-plus

  View on GitHub
  MIPSfpga+ allows loading programs via UART and has a switchable clock
  ☆112Jun 27, 2019Updated 6 years ago
• esynr3z / corsair

  View on GitHub
  Control and Status Register map generator for HDL projects
  ☆130May 24, 2025Updated 8 months ago
• zhelnio / schoolRISCV

  View on GitHub
  CPU microarchitecture, step by step
  ☆186Jun 26, 2022Updated 3 years ago
• AntonovAlexander / activecore

  View on GitHub
  Hardware generation library based on "Kernel IP" (KIP) cores: programmable execution kernels inferred from microarchitectural templates
  ☆32Oct 22, 2025Updated 3 months ago
• iDoka / eda-scripts

  View on GitHub
  Collect of various scripts for helping work with EDA-tools (ASIC, FPGA, etc)
  ☆35Jun 30, 2024Updated last year
• tonyalfred / ALU-Verification-using-SystemVerilog

  View on GitHub
  Build a SystemVerilog Environment for an ALU, using OOP testbench components as; stimulus generator, driver, monitor, scoreboard. ALU was…
  ☆10Mar 4, 2023Updated 2 years ago
• miet-mpsu-dsp / labs

  View on GitHub
  Лабораторные работы по ЦОС (python)
  ☆10Apr 28, 2025Updated 9 months ago
• yuri-panchul / basics-graphics-music

  View on GitHub
  FPGA exercise for beginners
  ☆156Jan 19, 2026Updated 3 weeks ago
• IUST-Computer-Organization / LUMOS

  View on GitHub
  Light Utilization with Multicycle Operational Stages (LUMOS) RISC-V Processor
  ☆48Jan 4, 2025Updated last year
• chipdesignschool / basics-graphics-music

  View on GitHub
  FPGA exercise for beginners
  ☆43Oct 13, 2025Updated 4 months ago
• mongrelgem / Verilog-PCIexpress-Components

  View on GitHub
  Modular Verilog PCIexpress Interface Components with complete MyHDL Testbench for FPGA deployment
  ☆14Sep 17, 2019Updated 6 years ago
• paphillips / DFB

  View on GitHub
  A mini development environment for developing and troubleshooting the Cypress PSoC Digital Filter Block
  ☆11Mar 23, 2020Updated 5 years ago
• knowercoder / 3D-Hover-Shader

  View on GitHub
  Shader for 3D hovering of UI menus in Godot.
  ☆13Jun 4, 2025Updated 8 months ago
• ristosip / rjs-sampling-suite

  View on GitHub
  A collection of (Lua) scripts for Reaper that automate tasks related to sample instrument creation.
  ☆14Nov 22, 2024Updated last year
• RaresAil / godot-uuidv5

  View on GitHub
  A uuid v5 generator for godot
  ☆10Oct 26, 2023Updated 2 years ago
• illagrenan / django-make-app

  View on GitHub
  Define models and fields using YAML and generate app for Django with views, forms, templates etc.
  ☆13Jan 6, 2018Updated 8 years ago
• esynr3z / axi_vip_demo

  View on GitHub
  Xilinx AXI VIP example of use
  ☆43Apr 24, 2021Updated 4 years ago
• cambridgehackers / open-src-cvc

  View on GitHub
  Mirror of tachyon-da cvc Verilog simulator
  ☆48Jul 16, 2023Updated 2 years ago