Репозиторий факультатива по функциональной верификации НИУ МИЭТ
☆19Aug 24, 2024Updated last year
Alternatives and similar repositories for verif_elective_miet
Users that are interested in verif_elective_miet are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Репозиторий заданий и примеров направления функциональной верификации Школы синтеза цифровых схем☆25Mar 7, 2026Updated 5 months ago
- Открытый ознакомительный курс "Введение в функциональную верификацию RISC-V ядер"☆53May 16, 2026Updated 3 months ago
- Методические материалы курса "Практикум по ПЛИС"☆51May 29, 2026Updated 2 months ago
- ☆11Jul 12, 2023Updated 3 years ago
- Материалы по курсу Углубленное изучение языка С (факультатив) для студентов МИЭТ☆12Feb 4, 2025Updated last year
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Архитектуры процессорных систем (старый репозиторий, ранее размещавшийся по адресу github.com/MPSU/APS)☆101Jan 27, 2024Updated 2 years ago
- Contains source code for sin/cos table verification using UVM☆23Mar 9, 2021Updated 5 years ago
- SystemVerilog language-oriented exercises☆176Jul 8, 2026Updated last month
- Исходные коды к главам книги "Цифровой синтез: практический курс" (под ред. А.Ю. Романова и Ю.В. Панчула)☆66Sep 15, 2023Updated 2 years ago
- Linter for SystemVerilog Assertions (SVA). Following the philosophy of BYOL - Build Your Own Linter, SVALint is an example of ho users ca…☆21Sep 10, 2025Updated 11 months ago
- ☆50Nov 9, 2021Updated 4 years ago
- 🌊 Tool for RTL waveform (VCD/FST) inspection via CLI☆51Updated this week
- Полезные ресурсы по тематике FPGA / ПЛИС☆183Oct 28, 2025Updated 9 months ago
- Example of Python and PyTest powered workflow for a HDL simulation☆15Jan 17, 2021Updated 5 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- FPGA exercise for beginners☆186Jul 27, 2026Updated 3 weeks ago
- 📊 Tools collection (NumPy + Matplotlib based) to do spectral analysis and calculate the key performance parameters of an ADC☆22Jun 26, 2023Updated 3 years ago
- A tool for modeling FSMs by VHDL or Verilog☆14Aug 3, 2026Updated 2 weeks ago
- CPU microarchitecture, step by step☆192Jun 26, 2022Updated 4 years ago
- human-in-the-loop HDL training tool☆44Feb 27, 2024Updated 2 years ago
- Build a SystemVerilog Environment for an ALU, using OOP testbench components as; stimulus generator, driver, monitor, scoreboard. ALU was…☆10Mar 4, 2023Updated 3 years ago
- Hardware generation library based on "Kernel IP" (KIP) cores: programmable execution kernels inferred from microarchitectural templates☆32Oct 22, 2025Updated 9 months ago
- Project and presentation for SpaceX Application☆14Jul 21, 2017Updated 9 years ago
- SystemVerilog modules and classes commonly used for verification☆58Jan 5, 2026Updated 7 months ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Static Timing Analysis Full Course☆75Jan 14, 2023Updated 3 years ago
- Blackman-Harris Window functions (3-, 5-, 7-term etc.) from 1K to 64M points based only on LUTs and DSP48s FPGA resources. Main core - CO…☆13Aug 14, 2020Updated 6 years ago
- Standard and Curated cores, tested and working.☆11Dec 29, 2022Updated 3 years ago
- ☆22May 4, 2026Updated 3 months ago
- list of links to resources related to functional verification☆12Sep 10, 2023Updated 2 years ago
- High speed C/C++ based behavioural VHDL/Verilog co-simulation memory model☆35Feb 2, 2026Updated 6 months ago
- Nios II Vscode Extension☆10Sep 17, 2020Updated 5 years ago
- ☆47Apr 1, 2026Updated 4 months ago
- Free, structured learning library for 10 AI careers paying $135K-$1M+ in 2026. Companion to the @exploraX_ article.☆19Jul 14, 2026Updated last month
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Implementation of a circular queue in hardware using verilog.☆17Mar 22, 2019Updated 7 years ago
- A Python package for creating and solving constrained randomization problems.☆19Aug 10, 2026Updated last week
- Learn how to develop a plugin for PlotJuggler, by example.☆20Aug 15, 2023Updated 3 years ago
- Drawio => VHDL and Verilog☆62Oct 15, 2023Updated 2 years ago
- ready binary files of firmware and programs☆26Aug 3, 2026Updated 2 weeks ago
- ☆17Jun 15, 2026Updated 2 months ago
- Repository to show an example of how to do version control with Vivado and Xilinx SDK☆15Nov 10, 2017Updated 8 years ago