Репозиторий факультатива по функциональной верификации НИУ МИЭТ
☆19Aug 24, 2024Updated 2 years ago
Alternatives and similar repositories for verif_elective_miet
Users that are interested in verif_elective_miet are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Репозиторий заданий и примеров направления функциональной верификации Школы синтеза цифровых схем☆28Updated this week
- Репозиторий канала Verification For All☆17Oct 4, 2026Updated last month
- Открытый ознакомительный курс "Введение в функциональную верификацию RISC-V ядер"☆55Sep 20, 2026Updated last month
- A tool for creating HDL-Schematics☆10Updated this week
- Методические материалы курса "Практикум по ПЛИС"☆52May 29, 2026Updated 5 months ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Задание RTL и RTL Pro треков хакатона SoC Design Challenge 2024☆11May 27, 2024Updated 2 years ago
- Открытое RISC-V процессорное ядро MIRISCV для образовательных целей☆33Dec 5, 2024Updated last year
- Laboratory course on RISC-V Processor Development☆365Oct 31, 2026Updated last week
- ☆11Jul 12, 2023Updated 3 years ago
- Contains source code for sin/cos table verification using UVM☆23Mar 9, 2021Updated 5 years ago
- Материалы по курсу Углубленное изучение языка С (факультатив) для студентов МИЭТ☆12Feb 4, 2025Updated last year
- FPGA exercise for beginners☆62Oct 10, 2026Updated last month
- Архитектуры процессорных систем (старый репозиторий, ранее размещавшийся по адресу github.com/MPSU/APS)☆101Jan 27, 2024Updated 2 years ago
- ☆50Nov 9, 2021Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- SystemVerilog language-oriented exercises☆199Jul 8, 2026Updated 4 months ago
- Исходные коды к главам книги "Цифровой синтез: практический курс" (под ред. А.Ю. Романова и Ю.В. Панчула)☆67Sep 15, 2023Updated 3 years ago
- Полезные ресурсы по тематике FPGA / ПЛИС☆186Oct 28, 2025Updated last year
- Linter for SystemVerilog Assertions (SVA). Following the philosophy of BYOL - Build Your Own Linter, SVALint is an example of ho users ca…☆22Aug 23, 2026Updated 2 months ago
- Fully pipelined Integer Scaled / Unscaled Radix-2 Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source la…☆99Jan 31, 2023Updated 3 years ago
- Учебные материалы Альянса RISC-V☆19Jun 30, 2025Updated last year
- Методические материалы к лабораторным работам дисциплины "Проектирование цифровых устройств на языке Verilog"☆12Sep 4, 2023Updated 3 years ago
- 🌊 CLI tool for RTL waveform (VCD/FST/FSDB) inspection☆73Oct 22, 2026Updated 2 weeks ago
- Example of Python and PyTest powered workflow for a HDL simulation☆15Jan 17, 2021Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- 📊 Tools collection (NumPy + Matplotlib based) to do spectral analysis and calculate the key performance parameters of an ADC☆23Jun 26, 2023Updated 3 years ago
- FPGA exercise for beginners☆204Updated this week
- Build a SystemVerilog Environment for an ALU, using OOP testbench components as; stimulus generator, driver, monitor, scoreboard. ALU was…☆10Mar 4, 2023Updated 3 years ago
- ☆12Nov 2, 2026Updated last week
- Project and presentation for SpaceX Application☆14Jul 21, 2017Updated 9 years ago
- Cup is a build system implemented in C that uses C as its scripting language.☆17Aug 25, 2026Updated 2 months ago
- Archives of SystemC from The Ground Up Book Exercises☆36Nov 14, 2022Updated 3 years ago
- Hardware generation library based on "Kernel IP" (KIP) cores: programmable execution kernels inferred from microarchitectural templates☆33Sep 24, 2026Updated last month
- SystemVerilog modules and classes commonly used for verification☆58Jan 5, 2026Updated 10 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Control and Status Register map generator for HDL projects☆149May 24, 2025Updated last year
- High speed C/C++ based behavioural VHDL/Verilog co-simulation memory model☆34Feb 2, 2026Updated 9 months ago
- Static Timing Analysis Full Course☆78Jan 14, 2023Updated 3 years ago
- C++ guide for my younger brother☆13Jun 13, 2017Updated 9 years ago
- Standard and Curated cores, tested and working.☆12Dec 29, 2022Updated 3 years ago
- ☆11Oct 28, 2021Updated 5 years ago
- Plain C AVR library for ST7735 displays☆12Feb 13, 2021Updated 5 years ago
Are these results useful?