byuccl / RapidSmith2View external linksLinks
RapidSmith2 - the Vivado successor to RapidSmith. Released Jan 4, 2017.
☆42Dec 14, 2019Updated 6 years ago
Alternatives and similar repositories for RapidSmith2
Users that are interested in RapidSmith2 are comparing it to the libraries listed below
Sorting:
- A Tcl-based CAD Tool Framework for Xilinx's Vivado Design Suite☆44Oct 21, 2019Updated 6 years ago
- NetCracker is an FPGA architecture analysis tool for facilitating the investigation of connectivity patterns within as well as in between…☆17Dec 4, 2020Updated 5 years ago
- Reverse-engineering tools for FPGA bitstreams, Altera and Xilinx☆89Jun 10, 2015Updated 10 years ago
- ☆46Sep 13, 2024Updated last year
- an sata controller using smallest resource.☆17Feb 5, 2014Updated 12 years ago
- Repository containing the DSP gateware cores☆14Feb 6, 2026Updated last week
- The source code for the XTRX FPGA image☆17Nov 19, 2022Updated 3 years ago
- Blackman-Harris Window functions (3-, 5-, 7-term etc.) from 1K to 64M points based only on LUTs and DSP48s FPGA resources. Main core - CO…☆13Aug 14, 2020Updated 5 years ago
- AHB3-Lite to Wishbone Bridge☆13Mar 26, 2019Updated 6 years ago
- FPGA for uSDR☆20Dec 19, 2025Updated last month
- Fine Grain FPGA Overlay Architecture and Tools☆27Nov 5, 2021Updated 4 years ago
- Benchmarks, testbenches, and transformed codes for high-level synthesis research☆13Aug 18, 2017Updated 8 years ago
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,199Updated this week
- TCL framework to package Vivado IP-Cores☆14May 18, 2022Updated 3 years ago
- Software, BSPs etc. for 5G wireless IP and PetaLinux☆20Dec 14, 2022Updated 3 years ago
- ☆17Apr 14, 2022Updated 3 years ago
- Documentation for the entire CGRAFlow☆19Sep 17, 2021Updated 4 years ago
- FPGA acceleration of arbitrary precision floating point computations.☆40May 17, 2022Updated 3 years ago
- RippleFPGA, A Simultaneous Pack-and-Place Algorithm for UltraScale FPGA☆91Feb 11, 2020Updated 6 years ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆18Nov 13, 2025Updated 3 months ago
- Hardware Accelerators (HwAs) constructed in Vivado HLS☆20Jul 17, 2017Updated 8 years ago
- REAPR (Reconfigurable Engine for Automata Processing) is a general-purpose framework for accelerating automata processing applications su…☆16Jun 29, 2019Updated 6 years ago
- Formal semantics of BSV (Bluespec SystemVerilog), given as a Haskell Program and accompanying document☆18Jul 17, 2016Updated 9 years ago
- This is a project integrating HLS IP and CortexA9 on Zynq. This CPU-FPGA project, for a Matrix Multiplication Dataflow, is implemented wi…☆20Sep 3, 2019Updated 6 years ago
- The PE for the second generation CGRA (garnet).☆18Apr 25, 2025Updated 9 months ago
- Falcon Accelerated Genomics Pipelines☆15Oct 1, 2019Updated 6 years ago
- Torc: Tools for Open Reconfigurable Computing☆39Apr 12, 2017Updated 8 years ago
- general-cores☆21Jul 16, 2025Updated 6 months ago
- FPGA Development toolset☆20Jun 15, 2017Updated 8 years ago
- ☆25Mar 27, 2020Updated 5 years ago
- RISC-V soft-core PEs for TaPaSCo☆23Jan 30, 2026Updated 2 weeks ago
- FPU Generator☆20Jul 19, 2021Updated 4 years ago
- An Open-source FPGA IP Generator☆1,047Feb 8, 2026Updated last week
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆128Dec 20, 2022Updated 3 years ago
- CAN-bus Controller with AXI4-lite Interface☆15Mar 4, 2025Updated 11 months ago
- RISC-V RV64IS-compatible processor for the Kestrel-3☆21Feb 24, 2023Updated 2 years ago
- ☆46Mar 21, 2020Updated 5 years ago
- A flexible framework for analyzing and transforming FPGA netlists. Official repository.☆104Feb 12, 2025Updated last year
- Hi-DMM: High-Performance Dynamic Memory Management in HLS (High-Level Synthesis)☆25Oct 30, 2018Updated 7 years ago