verilog-to-routing / tatum
Tatum: A Fast, Flexible Static Timing Analysis (STA) Engine for Digital Circuits
☆55Updated 5 months ago
Related projects ⓘ
Alternatives and complementary repositories for tatum
- RippleFPGA, A Simultaneous Pack-and-Place Algorithm for UltraScale FPGA☆89Updated 4 years ago
- IDEA project source files☆98Updated last week
- A Standalone Structural Verilog Parser☆83Updated 2 years ago
- A Fast C++ Header-only Parser for Standard Parasitic Exchange Format (SPEF).☆51Updated 2 years ago
- Logic synthesis and ABC based optimization☆46Updated 2 weeks ago
- ☆99Updated 4 years ago
- ☆39Updated 4 years ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆97Updated 8 months ago
- Material for OpenROAD Tutorial at DAC 2020☆46Updated last year
- EDA physical synthesis optimization kit☆50Updated last year
- Delay Calculation ToolKit☆26Updated 2 years ago
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆147Updated last year
- UCSD Detailed Router☆79Updated 3 years ago
- Qrouter detail router for digital ASIC designs☆56Updated last month
- Builds, flow and designs for the alpha release☆53Updated 4 years ago
- ☆52Updated this week
- Database and Tool Framework for EDA☆103Updated 3 years ago
- AIB Generator: Analog hardware compiler for AIB PHY☆30Updated 4 years ago
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆52Updated 4 years ago
- ☆100Updated 4 months ago
- AMC: Asynchronous Memory Compiler☆46Updated 4 years ago
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆75Updated 3 weeks ago
- Source codes and calibration scripts for clock tree synthesis☆39Updated 4 years ago
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆151Updated 4 years ago
- An infrastructure for integrated EDA☆38Updated last year
- Global Router Built for ICCAD Contest 2019☆30Updated 4 years ago
- DATC RDF☆48Updated 4 years ago
- Plugins for Yosys developed as part of the F4PGA project.☆81Updated 6 months ago
- ☆118Updated 3 years ago
- ☆29Updated 4 years ago