verilog-to-routing / tatumLinks
Tatum: A Fast, Flexible Static Timing Analysis (STA) Engine for Digital Circuits
☆62Updated last year
Alternatives and similar repositories for tatum
Users that are interested in tatum are comparing it to the libraries listed below
Sorting:
- EDA physical synthesis optimization kit☆60Updated last year
- Delay Calculation ToolKit☆32Updated 3 years ago
- IDEA project source files☆108Updated 2 weeks ago
- A Fast C++ Header-only Parser for Standard Parasitic Exchange Format (SPEF).☆56Updated 3 years ago
- UCSD Detailed Router☆90Updated 4 years ago
- A Standalone Structural Verilog Parser☆97Updated 3 years ago
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆58Updated 5 years ago
- RippleFPGA, A Simultaneous Pack-and-Place Algorithm for UltraScale FPGA☆90Updated 5 years ago
- ☆105Updated 5 years ago
- ☆82Updated this week
- Material for OpenROAD Tutorial at DAC 2020☆47Updated 2 years ago
- A parser for Value Change Dump (VCD) files as specified in the IEEE System Verilog 1800-2012 standard.☆97Updated 3 years ago
- Database and Tool Framework for EDA☆118Updated 4 years ago
- Source codes and calibration scripts for clock tree synthesis☆40Updated 5 years ago
- Plugins for Yosys developed as part of the F4PGA project.☆83Updated last year
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆105Updated last year
- Global Router Built for ICCAD Contest 2019☆33Updated 5 years ago
- Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation☆227Updated last week
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆175Updated 3 months ago
- Introductory course into static timing analysis (STA).☆96Updated last month
- ☆44Updated 5 years ago
- Builds, flow and designs for the alpha release☆54Updated 5 years ago
- A complete open-source design-for-testing (DFT) Solution☆164Updated 2 months ago
- VLSI EDA Global Router☆75Updated 7 years ago
- Standard Cell Library based Memory Compiler using FF/Latch cells☆155Updated last month
- A Flex/Bison Parser for the IEEE 1364-2001 Verilog Standard.☆133Updated 6 years ago
- DATC RDF☆50Updated 5 years ago
- Netgen complete LVS tool for comparing SPICE or verilog netlists☆121Updated last week
- An open source high level synthesis (HLS) tool built on top of LLVM☆125Updated last year
- ☆25Updated 4 years ago