Tatum: A Fast, Flexible Static Timing Analysis (STA) Engine for Digital Circuits
☆64Apr 8, 2026Updated 6 months ago
Alternatives and similar repositories for tatum
Users that are interested in tatum are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆14Jun 21, 2026Updated 3 months ago
- Parsing library for BLIF netlists☆19Nov 1, 2024Updated last year
- ☆10Oct 2, 2026Updated last week
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,275Updated this week
- A High-performance Timing Analysis Tool for VLSI Systems☆720Dec 26, 2025Updated 9 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- OpenSTA engine☆625Sep 28, 2026Updated last week
- autorouter forked from https://www-soc.lip6.fr/git/coriolis.git☆15May 21, 2018Updated 8 years ago
- RippleFPGA, A Simultaneous Pack-and-Place Algorithm for UltraScale FPGA☆93Feb 11, 2020Updated 6 years ago
- ☆16Apr 30, 2021Updated 5 years ago
- 🕒 Static Timing Analysis diagram renderer☆13Dec 13, 2023Updated 2 years ago
- A Fast C++ Header-only Parser for Standard Parasitic Exchange Format (SPEF).☆62Aug 7, 2022Updated 4 years ago
- Design of a 32-kbit synchronous SRAM with 32-bit words, using 180 nm process technology. Developed MATLAB scripts to evaluate architectu…☆16Apr 28, 2021Updated 5 years ago
- Simplify VLSI (timing, power, noise, correlation, reliability) modeling and analysis with Characterization Description Format☆13Feb 13, 2020Updated 6 years ago
- Rsyn – An Extensible Physical Synthesis Framework☆143Jul 20, 2024Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A skeleton EDA App in C++, featuring design data parsers (using Boost.Spirit), a basic GUI with Qt, a Tcl shell (with non-polling integra…☆39Dec 1, 2024Updated last year
- A RRAM addon for the NCSU FreePDK 45nm☆26Jan 10, 2022Updated 4 years ago
- ☆45Sep 13, 2024Updated 2 years ago
- Quantized training method for RRAM-based systems.☆12Sep 24, 2018Updated 8 years ago
- A Java framework focused on rapid prototyping of new CAD algorithms for FPGA compilation.☆26Dec 17, 2019Updated 6 years ago
- ☆114Dec 5, 2019Updated 6 years ago
- C++ logic network library☆311Sep 29, 2026Updated last week
- ZPU - the worlds smallest 32 bit CPU with GCC toolchain☆16Jul 17, 2014Updated 12 years ago
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆101Apr 30, 2025Updated last year
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆199May 19, 2025Updated last year
- Kami based processor implementations and specifications☆23Jun 8, 2020Updated 6 years ago
- EpicSim Project☆71Mar 1, 2021Updated 5 years ago
- Cortex-M0 DesignStart Wrapper☆24Aug 11, 2019Updated 7 years ago
- EPWave -- The Free Interactive Browser-Based Wave Viewer☆14Apr 1, 2015Updated 11 years ago
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆152Mar 20, 2023Updated 3 years ago
- Architecture for RRAM multilevel programming☆18Sep 6, 2018Updated 8 years ago
- ABC: System for Sequential Logic Synthesis and Formal Verification☆1,235Updated this week
- This repository contain source code for ngspice and ghdl integration☆37Jun 3, 2026Updated 4 months ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Optimal gate sizing of digital circuits using geometric programming☆11Aug 18, 2016Updated 10 years ago
- Parallel Simulated annealing in GPU using CUDA (used for floorplanning problem)☆12Jun 4, 2020Updated 6 years ago
- OpenFPGA☆34Mar 12, 2018Updated 8 years ago
- Free open source EDA tools☆66Oct 1, 2019Updated 7 years ago
- SymbiFlow WIP changes for Verilog to Routing -- Open Source CAD Flow for FPGA Research☆40Aug 21, 2024Updated 2 years ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆116Mar 9, 2024Updated 2 years ago
- The ANUBIS benchmark suite for Incremental Synthesis☆12Dec 15, 2020Updated 5 years ago