Tatum: A Fast, Flexible Static Timing Analysis (STA) Engine for Digital Circuits
☆65Apr 8, 2026Updated 6 months ago
Alternatives and similar repositories for tatum
Users that are interested in tatum are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆14Jun 21, 2026Updated 4 months ago
- Parsing library for BLIF netlists☆19Nov 1, 2024Updated last year
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,280Updated this week
- A High-performance Timing Analysis Tool for VLSI Systems☆721Dec 26, 2025Updated 10 months ago
- RippleFPGA, A Simultaneous Pack-and-Place Algorithm for UltraScale FPGA☆93Feb 11, 2020Updated 6 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- OpenSTA engine☆635Updated this week
- 🕒 Static Timing Analysis diagram renderer☆13Dec 13, 2023Updated 2 years ago
- ☆16Oct 14, 2026Updated 2 weeks ago
- autorouter forked from https://www-soc.lip6.fr/git/coriolis.git☆15May 21, 2018Updated 8 years ago
- A collection of core generators to use with FuseSoC☆18Aug 23, 2024Updated 2 years ago
- Design of a 32-kbit synchronous SRAM with 32-bit words, using 180 nm process technology. Developed MATLAB scripts to evaluate architectu…☆16Apr 28, 2021Updated 5 years ago
- Rsyn – An Extensible Physical Synthesis Framework☆143Jul 20, 2024Updated 2 years ago
- A Fast C++ Header-only Parser for Standard Parasitic Exchange Format (SPEF).☆62Aug 7, 2022Updated 4 years ago
- Example of how to get started with olofk/fusesoc.☆20Jul 25, 2021Updated 5 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- ☆45Sep 13, 2024Updated 2 years ago
- A c project for EDIF format parse.☆14May 10, 2016Updated 10 years ago
- Quantized training method for RRAM-based systems.☆12Sep 24, 2018Updated 8 years ago
- Test/demo waveform datasets for libscopehal and glscopeclient☆12Oct 5, 2023Updated 3 years ago
- A Java framework focused on rapid prototyping of new CAD algorithms for FPGA compilation.☆26Dec 17, 2019Updated 6 years ago
- UART cocotb module☆11Jun 30, 2021Updated 5 years ago
- ☆114Dec 5, 2019Updated 6 years ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆116Mar 9, 2024Updated 2 years ago
- The RAD flow is an open-source academic architecture exploration and evaluation flow for novel beyond-FPGA reconfigurable acceleration de…☆38Jul 22, 2025Updated last year
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- C++ logic network library☆314Updated this week
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆199May 19, 2025Updated last year
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆102Apr 30, 2025Updated last year
- EpicSim Project☆71Mar 1, 2021Updated 5 years ago
- 🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit☆185Apr 25, 2025Updated last year
- Simple and most probably incomplete parser for spectre netlists☆14Oct 4, 2016Updated 10 years ago
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆153Mar 20, 2023Updated 3 years ago
- A collection of big designs to run post-synthesis simulations with yosys☆52Oct 27, 2015Updated 11 years ago
- Architecture for RRAM multilevel programming☆18Sep 6, 2018Updated 8 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Build Customized FPGA Implementations for Vivado☆395Updated this week
- Intel's Analog Detailed Router☆43Jul 18, 2019Updated 7 years ago
- Simplify VLSI (timing, power, noise, correlation, reliability) modeling and analysis with Characterization Description Format☆13Feb 13, 2020Updated 6 years ago
- Wishbone bridge over SPI☆11Nov 13, 2019Updated 6 years ago
- OpenFPGA☆34Mar 12, 2018Updated 8 years ago
- ☆17Feb 9, 2023Updated 3 years ago
- ABC: System for Sequential Logic Synthesis and Formal Verification☆1,244Updated this week