verilog-to-routing / tatumLinks
Tatum: A Fast, Flexible Static Timing Analysis (STA) Engine for Digital Circuits
☆62Updated last year
Alternatives and similar repositories for tatum
Users that are interested in tatum are comparing it to the libraries listed below
Sorting:
- EDA physical synthesis optimization kit☆62Updated last year
- A Standalone Structural Verilog Parser☆97Updated 3 years ago
- IDEA project source files☆109Updated last month
- A Fast C++ Header-only Parser for Standard Parasitic Exchange Format (SPEF).☆56Updated 3 years ago
- ☆105Updated 5 years ago
- Delay Calculation ToolKit☆32Updated 3 years ago
- Material for OpenROAD Tutorial at DAC 2020☆47Updated 2 years ago
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆58Updated 5 years ago
- RippleFPGA, A Simultaneous Pack-and-Place Algorithm for UltraScale FPGA☆90Updated 5 years ago
- ☆44Updated 5 years ago
- A parser for Value Change Dump (VCD) files as specified in the IEEE System Verilog 1800-2012 standard.☆100Updated 3 years ago
- UCSD Detailed Router☆91Updated 4 years ago
- Source codes and calibration scripts for clock tree synthesis☆40Updated 5 years ago
- ☆88Updated last week
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆105Updated last year
- Database and Tool Framework for EDA☆118Updated 4 years ago
- Introductory course into static timing analysis (STA).☆97Updated 3 months ago
- Builds, flow and designs for the alpha release☆54Updated 5 years ago
- Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation☆227Updated this week
- Advanced Interface Bus (AIB) die-to-die hardware open source☆140Updated last year
- Next generation CGRA generator☆114Updated last week
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆179Updated 4 months ago
- ☆33Updated 5 years ago
- Plugins for Yosys developed as part of the F4PGA project.☆84Updated last year
- A Flex/Bison Parser for the IEEE 1364-2001 Verilog Standard.☆133Updated 6 years ago
- Logic synthesis and ABC based optimization☆50Updated last week
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆85Updated 5 months ago
- This is a tutorial on standard digital design flow☆79Updated 4 years ago
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆187Updated 5 years ago
- Workshop on Open-Source EDA Technology (WOSET)☆48Updated 10 months ago