verilog-to-routing / tatumView external linksLinks
Tatum: A Fast, Flexible Static Timing Analysis (STA) Engine for Digital Circuits
☆63May 28, 2024Updated last year
Alternatives and similar repositories for tatum
Users that are interested in tatum are comparing it to the libraries listed below
Sorting:
- ☆12Feb 6, 2026Updated last week
- Parsing library for BLIF netlists☆19Nov 1, 2024Updated last year
- autorouter forked from https://www-soc.lip6.fr/git/coriolis.git☆15May 21, 2018Updated 7 years ago
- OpenSTA engine☆551Feb 9, 2026Updated last week
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,199Updated this week
- A High-performance Timing Analysis Tool for VLSI Systems☆690Dec 26, 2025Updated last month
- RippleFPGA, A Simultaneous Pack-and-Place Algorithm for UltraScale FPGA☆91Feb 11, 2020Updated 6 years ago
- A Fast C++ Header-only Parser for Standard Parasitic Exchange Format (SPEF).☆59Aug 7, 2022Updated 3 years ago
- ☆15Apr 30, 2021Updated 4 years ago
- ☆10Nov 13, 2025Updated 3 months ago
- Rsyn – An Extensible Physical Synthesis Framework☆137Jul 20, 2024Updated last year
- Simplify VLSI (timing, power, noise, correlation, reliability) modeling and analysis with Characterization Description Format☆13Feb 13, 2020Updated 6 years ago
- SymbiFlow WIP changes for Verilog to Routing -- Open Source CAD Flow for FPGA Research☆39Aug 21, 2024Updated last year
- Design of a 32-kbit synchronous SRAM with 32-bit words, using 180 nm process technology. Developed MATLAB scripts to evaluate architectu…☆16Apr 28, 2021Updated 4 years ago
- 🕒 Static Timing Analysis diagram renderer☆13Dec 13, 2023Updated 2 years ago
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆190May 19, 2025Updated 8 months ago
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆142Mar 20, 2023Updated 2 years ago
- ☆15Oct 24, 2019Updated 6 years ago
- EPWave -- The Free Interactive Browser-Based Wave Viewer☆14Apr 1, 2015Updated 10 years ago
- EpicSim Project☆71Mar 1, 2021Updated 4 years ago
- This repository contain source code for ngspice and ghdl integration☆34Jan 5, 2025Updated last year
- Cortex-M0 DesignStart Wrapper☆22Aug 11, 2019Updated 6 years ago
- A skeleton EDA App in C++, featuring design data parsers (using Boost.Spirit), a basic GUI with Qt, a Tcl shell (with non-polling integra…☆38Dec 1, 2024Updated last year
- Free open source EDA tools☆66Oct 1, 2019Updated 6 years ago
- A RRAM addon for the NCSU FreePDK 45nm☆25Jan 10, 2022Updated 4 years ago
- EDA physical synthesis optimization kit☆64Nov 13, 2023Updated 2 years ago
- ☆46Sep 13, 2024Updated last year
- ☆115Feb 2, 2021Updated 5 years ago
- VSDFLOW is an automated solution to programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft the…☆165May 11, 2023Updated 2 years ago
- GDSII File Parsing, IC Layout Analysis, and Parameter Extraction☆129Apr 23, 2023Updated 2 years ago
- Incremental Timing-Driven Placement, problem C of ICCAD contest 2015☆15Sep 28, 2017Updated 8 years ago
- RePlAce global placement tool☆246Aug 13, 2020Updated 5 years ago
- Netgen complete LVS tool for comparing SPICE or verilog netlists☆128Feb 3, 2026Updated 2 weeks ago
- C++ logic network library☆277Sep 30, 2025Updated 4 months ago
- Icestorm, Arachne-pnr and Yosys pre-built binaries: GNU/Linux(+ARM), Windows and Mac OS☆38May 9, 2022Updated 3 years ago
- A Standalone Structural Verilog Parser☆98Mar 31, 2022Updated 3 years ago
- This is a higan/Verilator co-simulation example/framework☆51Apr 17, 2018Updated 7 years ago
- ABC: System for Sequential Logic Synthesis and Formal Verification☆1,118Feb 9, 2026Updated last week
- The ANUBIS benchmark suite for Incremental Synthesis☆12Dec 15, 2020Updated 5 years ago