verilog-to-routing / tatum
Tatum: A Fast, Flexible Static Timing Analysis (STA) Engine for Digital Circuits
☆57Updated 10 months ago
Alternatives and similar repositories for tatum:
Users that are interested in tatum are comparing it to the libraries listed below
- RippleFPGA, A Simultaneous Pack-and-Place Algorithm for UltraScale FPGA☆90Updated 5 years ago
- A Fast C++ Header-only Parser for Standard Parasitic Exchange Format (SPEF).☆55Updated 2 years ago
- A Standalone Structural Verilog Parser☆90Updated 3 years ago
- ☆103Updated 5 years ago
- Builds, flow and designs for the alpha release☆54Updated 5 years ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆101Updated last year
- ☆63Updated this week
- IDEA project source files☆105Updated 5 months ago
- Qrouter detail router for digital ASIC designs☆57Updated 6 months ago
- Logic synthesis and ABC based optimization☆49Updated 3 weeks ago
- Material for OpenROAD Tutorial at DAC 2020☆47Updated 2 years ago
- Delay Calculation ToolKit☆30Updated 2 years ago
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆54Updated 4 years ago
- EDA physical synthesis optimization kit☆51Updated last year
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆168Updated 5 years ago
- Source codes and calibration scripts for clock tree synthesis☆40Updated 5 years ago
- ☆43Updated 5 years ago
- UCSD Detailed Router☆84Updated 4 years ago
- AIB Generator: Analog hardware compiler for AIB PHY☆33Updated 4 years ago
- Database and Tool Framework for EDA☆112Updated 4 years ago
- DATC RDF☆49Updated 4 years ago
- Plugins for Yosys developed as part of the F4PGA project.☆83Updated 10 months ago
- A complete open-source design-for-testing (DFT) Solution☆145Updated 5 months ago
- ☆41Updated 6 months ago
- ☆34Updated 5 years ago
- Fabric generator and CAD tools☆164Updated last week
- ☆147Updated 3 weeks ago
- A parser for Value Change Dump (VCD) files as specified in the IEEE System Verilog 1800-2012 standard.☆92Updated 3 years ago
- An infrastructure for integrated EDA☆38Updated last year
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆247Updated last month