vaughnbetz / COFFELinks
☆42Updated 8 months ago
Alternatives and similar repositories for COFFE
Users that are interested in COFFE are comparing it to the libraries listed below
Sorting:
- reference block design for the ASAP7nm library in Cadence Innovus☆44Updated 11 months ago
- ☆33Updated 6 years ago
- An integrated CGRA design framework☆88Updated 2 months ago
- This is a tutorial on standard digital design flow☆78Updated 4 years ago
- This repository has a list of collaterals needed for ICC2 workshop. It has a modified version of ORCA which was taped-out by NTI.☆18Updated last year
- Introductory course into static timing analysis (STA).☆94Updated last month
- ☆75Updated 10 years ago
- A verilog implementation for Network-on-Chip☆73Updated 7 years ago
- RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni☆125Updated 7 years ago
- ☆165Updated 2 months ago
- Collection of digital hardware modules & projects (benchmarks)☆59Updated 3 weeks ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆63Updated 5 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆56Updated this week
- Material for OpenROAD Tutorial at DAC 2020☆47Updated 2 years ago
- Systolic matrix multiplication kernel implemented on Xilinx PYNQ FPGA board☆14Updated 4 years ago
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆82Updated last month
- 32 - bit floating point Multiplier Accumulator Unit (MAC)☆30Updated 4 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆75Updated last year
- Fast and Flexible FPGA development using Hierarchical Partial Reconfiguration (FPT 2022)☆14Updated last year
- The Verilog source code for DRUM approximate multiplier.☆31Updated 2 years ago
- The RAD flow is an open-source academic architecture exploration and evaluation flow for novel beyond-FPGA reconfigurable acceleration de…☆36Updated 2 weeks ago
- Project repo for the POSH on-chip network generator☆46Updated 2 months ago
- Library of approximate arithmetic circuits☆53Updated 2 years ago
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆177Updated 5 years ago
- Dataset for ML-guided Accelerator Design☆37Updated 6 months ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆103Updated 4 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆69Updated 4 years ago
- ☆23Updated 2 years ago
- This repository contains all the contents studied and created during the Advanced Physical Design Workshop using OpenLANE and SKY130 PDK☆38Updated 3 years ago
- eyeriss-chisel3☆40Updated 3 years ago