vaughnbetz / COFFELinks
☆45Updated last year
Alternatives and similar repositories for COFFE
Users that are interested in COFFE are comparing it to the libraries listed below
Sorting:
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆192Updated 5 years ago
- Project repo for the POSH on-chip network generator☆52Updated 8 months ago
- reference block design for the ASAP7nm library in Cadence Innovus☆52Updated last year
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆127Updated 2 years ago
- This is a tutorial on standard digital design flow☆79Updated 4 years ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆71Updated 5 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆81Updated 4 years ago
- ☆216Updated 8 months ago
- Public release☆58Updated 6 years ago
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆88Updated 7 months ago
- An integrated CGRA design framework☆91Updated 8 months ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆59Updated this week
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆145Updated 2 weeks ago
- ☆79Updated 11 years ago
- Material for OpenROAD Tutorial at DAC 2020☆46Updated 2 years ago
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆275Updated 2 weeks ago
- Introductory course into static timing analysis (STA).☆99Updated 4 months ago
- ☆38Updated 6 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆68Updated last week
- RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni☆138Updated 7 years ago
- Collection of digital hardware modules & projects (benchmarks)☆71Updated 3 weeks ago
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆97Updated last week
- A verilog implementation for Network-on-Chip☆77Updated 7 years ago
- TAPA compiles task-parallel HLS program into high-performance FPGA accelerators. UCLA-maintained.☆176Updated 3 months ago
- The RAD flow is an open-source academic architecture exploration and evaluation flow for novel beyond-FPGA reconfigurable acceleration de…☆38Updated 4 months ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆55Updated 8 years ago
- An Open-Hardware CGRA for accelerated computation on the edge.☆38Updated last month
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆58Updated 6 months ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆107Updated last year
- A Fast, Low-Overhead On-chip Network☆247Updated this week