vaughnbetz / COFFE
☆40Updated 5 months ago
Alternatives and similar repositories for COFFE:
Users that are interested in COFFE are comparing it to the libraries listed below
- This is a tutorial on standard digital design flow☆73Updated 3 years ago
- ☆122Updated 6 months ago
- Library of approximate arithmetic circuits☆53Updated 2 years ago
- ☆70Updated 10 years ago
- An integrated CGRA design framework☆85Updated 3 months ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆66Updated last year
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆87Updated 4 years ago
- The RAD flow is an open-source academic architecture exploration and evaluation flow for novel beyond-FPGA reconfigurable acceleration de…☆33Updated 3 weeks ago
- ☆29Updated 5 years ago
- ☆60Updated 6 years ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆98Updated 11 months ago
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆159Updated 4 years ago
- ☆39Updated this week
- eyeriss-chisel3☆40Updated 2 years ago
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆79Updated last month
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆139Updated 5 years ago
- Dataset for ML-guided Accelerator Design☆34Updated 2 months ago
- Material for OpenROAD Tutorial at DAC 2020☆46Updated 2 years ago
- Project repo for the POSH on-chip network generator☆43Updated last year
- An Open-Source Tool for CGRA Accelerators☆18Updated 9 months ago
- An Open-Source Tool for CGRA Accelerators☆58Updated last month
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆118Updated last week
- SKY130 SRAM macros generated by SRAM 22☆11Updated 2 weeks ago
- ☆86Updated 11 months ago
- This repository has a list of collaterals needed for ICC2 workshop. It has a modified version of raven_soc which was taped-out by Efables…☆30Updated 4 years ago
- reference block design for the ASAP7nm library in Cadence Innovus☆35Updated 7 months ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆66Updated 3 years ago
- Introductory course into static timing analysis (STA).☆83Updated 3 months ago
- The Verilog source code for DRUM approximate multiplier.☆29Updated last year
- Template-based Reconfigurable Architecture Modeling Framework☆13Updated 2 years ago