vaughnbetz / COFFE
☆41Updated 6 months ago
Alternatives and similar repositories for COFFE:
Users that are interested in COFFE are comparing it to the libraries listed below
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆79Updated 2 months ago
- ☆138Updated last week
- Introductory course into static timing analysis (STA).☆88Updated 4 months ago
- This is a tutorial on standard digital design flow☆75Updated 3 years ago
- An integrated CGRA design framework☆87Updated 4 months ago
- A verilog implementation for Network-on-Chip☆73Updated 7 years ago
- Material for OpenROAD Tutorial at DAC 2020☆46Updated 2 years ago
- reference block design for the ASAP7nm library in Cadence Innovus☆39Updated 8 months ago
- Collection of digital hardware modules & projects (benchmarks)☆48Updated 4 months ago
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆165Updated 5 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆91Updated 4 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆66Updated 3 years ago
- ☆40Updated 11 months ago
- Mirror of Synopsys's Liberty parser library☆20Updated 6 years ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆76Updated 11 months ago
- The RAD flow is an open-source academic architecture exploration and evaluation flow for novel beyond-FPGA reconfigurable acceleration de…☆33Updated this week
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆99Updated last year
- ☆71Updated 10 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆70Updated last year
- ☆31Updated 5 years ago
- Project repo for the POSH on-chip network generator☆44Updated last year
- ☆103Updated 5 years ago
- Dataset for ML-guided Accelerator Design☆36Updated 4 months ago
- RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni☆123Updated 7 years ago
- An Open-Hardware CGRA for accelerated computation on the edge.☆21Updated 6 months ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆60Updated 5 years ago
- ☆60Updated 3 weeks ago
- fakeram generator for use by researchers who do not have access to commercial ram generators☆35Updated 2 years ago
- Open Source tool to build liberty files and for Characterizing Standard Cells.☆25Updated 4 years ago
- ☆22Updated 2 years ago