vaughnbetz / COFFEView external linksLinks
☆46Sep 13, 2024Updated last year
Alternatives and similar repositories for COFFE
Users that are interested in COFFE are comparing it to the libraries listed below
Sorting:
- The RAD flow is an open-source academic architecture exploration and evaluation flow for novel beyond-FPGA reconfigurable acceleration de…☆38Jul 22, 2025Updated 6 months ago
- ☆10Nov 27, 2024Updated last year
- RapidLayout: Fast Hard Block Placement of FPGA-Optimized Systolic Arrays using Evolutionary Algorithms☆18Nov 26, 2020Updated 5 years ago
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,199Updated this week
- ☆12Feb 6, 2026Updated last week
- RapidSmith2 - the Vivado successor to RapidSmith. Released Jan 4, 2017.☆42Dec 14, 2019Updated 6 years ago
- ☆12Apr 16, 2022Updated 3 years ago
- Provides a packaged collection of open source EDA tools☆12Apr 14, 2019Updated 6 years ago
- A Java framework focused on rapid prototyping of new CAD algorithms for FPGA compilation.☆13Aug 5, 2024Updated last year
- Lab code for three-day lecture, "Designing CNN Accelerators using Bluespec System Verilog", given at SNU in December 2017☆32Sep 22, 2018Updated 7 years ago
- A flexible framework for analyzing and transforming FPGA netlists. Official repository.☆104Feb 12, 2025Updated last year
- autorouter forked from https://www-soc.lip6.fr/git/coriolis.git☆15May 21, 2018Updated 7 years ago
- ☆15Apr 30, 2021Updated 4 years ago
- Yosys plugin for synthesis of Bluespec code☆15Sep 8, 2021Updated 4 years ago
- NetCracker is an FPGA architecture analysis tool for facilitating the investigation of connectivity patterns within as well as in between…☆17Dec 4, 2020Updated 5 years ago
- Open-source FPGA research and prototyping framework.☆211Aug 8, 2024Updated last year
- Falcon Accelerated Genomics Pipelines☆15Oct 1, 2019Updated 6 years ago
- Parsing library for BLIF netlists☆19Nov 1, 2024Updated last year
- A SytemVerilog implementation of Cyclic Redundancy Check runs at up to Terabits per second☆19Oct 23, 2023Updated 2 years ago
- [TRETS 2025][FPGA 2024] FPGA Accelerator for Imbalanced SpMV using HLS☆20Aug 24, 2025Updated 5 months ago
- Industry standard I/O for nMigen☆12Apr 23, 2020Updated 5 years ago
- Tutorial for integrating PyMTL and Vivado HLS☆19Apr 17, 2016Updated 9 years ago
- ☆18Feb 3, 2022Updated 4 years ago
- FPU Generator☆20Jul 19, 2021Updated 4 years ago
- Fabric generator and CAD tools.☆217Updated this week
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆90Apr 30, 2025Updated 9 months ago
- ViTALiTy (HPCA'23) Code Repository☆23Mar 13, 2023Updated 2 years ago
- Benchmark framework of 3D integrated CIM accelerators for popular DNN inference, support both monolithic and heterogeneous 3D integration☆26Sep 21, 2021Updated 4 years ago
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆15Updated this week
- AIM: Accelerating Arbitrary-precision Integer Multiplication on Heterogeneous Reconfigurable Computing Platform Versal ACAP (Full Paper a…☆24May 18, 2025Updated 9 months ago
- Export netlists from Yosys to DigitalJS☆58Feb 1, 2026Updated 2 weeks ago
- FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.☆301Feb 5, 2026Updated last week
- Hi-DMM: High-Performance Dynamic Memory Management in HLS (High-Level Synthesis)☆25Oct 30, 2018Updated 7 years ago
- A Java framework focused on rapid prototyping of new CAD algorithms for FPGA compilation.☆25Dec 17, 2019Updated 6 years ago
- RippleFPGA, A Simultaneous Pack-and-Place Algorithm for UltraScale FPGA☆91Feb 11, 2020Updated 6 years ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆109Mar 9, 2024Updated last year
- An efficient spatial accelerator enabling hybrid sparse attention mechanisms for long sequences☆31Mar 7, 2024Updated last year
- Qingnang Smart Diagnosis is an end-to-end AI healthcare framework with field-proven application capabilities, designed to provide efficie…☆13Nov 11, 2025Updated 3 months ago
- Source code for DESTINY, a tool for modeling 2D and 3D caches designed with SRAM, eDRAM, STT-RAM, ReRAM and PCM. This is mirror of follow…☆26Dec 18, 2024Updated last year