libresilicon / qtflowLinks
Free open source EDA tools
☆66Updated 5 years ago
Alternatives and similar repositories for qtflow
Users that are interested in qtflow are comparing it to the libraries listed below
Sorting:
- ☆112Updated 4 years ago
- Copyleftist's Standard Cell Library☆99Updated last year
- autorouter forked from https://www-soc.lip6.fr/git/coriolis.git☆15Updated 7 years ago
- OpenFPGA☆34Updated 7 years ago
- Project X-Ray Database: XC7 Series☆70Updated 3 years ago
- Qrouter detail router for digital ASIC designs☆56Updated 5 months ago
- IRSIM switch-level simulator for digital circuits☆34Updated 5 months ago
- Torc: Tools for Open Reconfigurable Computing☆39Updated 8 years ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆51Updated 2 years ago
- SymbiFlow WIP changes for Verilog to Routing -- Open Source CAD Flow for FPGA Research☆38Updated last year
- ADMS is a code generator for some of Verilog-A☆101Updated 2 years ago
- VerilogCreator is a QtCreator based IDE for Verilog 2005☆173Updated 3 years ago
- Translates GDSII into HTML/JS that can be viewed in WebGL-capable web browsers.☆57Updated 5 years ago
- Coriolis VLSI EDA Tool (LIP6)☆72Updated 2 weeks ago
- A 32-bit Microcontroller featuring a RISC-V core☆155Updated 7 years ago
- Open Analog Design Environment☆24Updated 2 years ago
- Caravel is a standard SoC hardness with on chip resources to control and read/write operations from a user-dedicated space.☆137Updated 3 years ago
- The 64 bit OpenPOWER Microwatt core, MPW1 tape out☆16Updated 3 years ago
- Custom IC Creator (ciccreator) is a compiler that takes in a object definition file (JSON), a SPICE file, and a design rule file and outp…☆34Updated 3 months ago
- A tiny POWER Open ISA soft processor written in Chisel☆110Updated 2 years ago
- Gate-level visualization generator for SKY130-based chip designs.☆21Updated 4 years ago
- Magic VLSI Layout Tool☆21Updated 5 years ago
- A utility for Composing FPGA designs from Peripherals☆184Updated 9 months ago
- An automatic schematic generation tool which generates schematics from a SPICE netlist, usually of output from qflow.☆26Updated 4 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago
- Netgen complete LVS tool for comparing SPICE or verilog netlists☆122Updated 2 weeks ago
- Open Processor Architecture☆26Updated 9 years ago
- A single-wire bi-directional chip-to-chip interface for FPGAs☆123Updated 9 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆67Updated last week
- An example OMI Device FPGA with 2 DDR4 memory ports☆18Updated 2 years ago