libresilicon / qtflowLinks
Free open source EDA tools
☆66Updated 6 years ago
Alternatives and similar repositories for qtflow
Users that are interested in qtflow are comparing it to the libraries listed below
Sorting:
- ☆113Updated 4 years ago
- Copyleftist's Standard Cell Library☆99Updated last year
- Torc: Tools for Open Reconfigurable Computing☆39Updated 8 years ago
- IRSIM switch-level simulator for digital circuits☆35Updated 2 weeks ago
- autorouter forked from https://www-soc.lip6.fr/git/coriolis.git☆15Updated 7 years ago
- Project X-Ray Database: XC7 Series☆73Updated 3 years ago
- ADMS is a code generator for some of Verilog-A☆102Updated 3 years ago
- Small footprint and configurable embedded FPGA logic analyzer☆196Updated last month
- A tiny POWER Open ISA soft processor written in Chisel☆111Updated 2 years ago
- Translates GDSII into HTML/JS that can be viewed in WebGL-capable web browsers.☆58Updated 5 years ago
- Qrouter detail router for digital ASIC designs☆57Updated 2 weeks ago
- Gate-level visualization generator for SKY130-based chip designs.☆21Updated 4 years ago
- VerilogCreator is a QtCreator based IDE for Verilog 2005☆171Updated 3 years ago
- A curated list of awesome VHDL IP cores, frameworks, libraries, software and resources.☆83Updated 5 years ago
- SymbiFlow WIP changes for Verilog to Routing -- Open Source CAD Flow for FPGA Research☆38Updated last year
- A single-wire bi-directional chip-to-chip interface for FPGAs☆124Updated 9 years ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆52Updated 2 years ago
- Demo SoC for SiliconCompiler.☆62Updated last month
- VHDL library 4 FPGAs☆181Updated last week
- Documenting the Xilinx Ultrascale, Ultrascale+ and UltraScale MPSoC series bit-stream format.☆80Updated 3 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆69Updated 2 months ago
- Magic VLSI Layout Tool☆21Updated 6 years ago
- OpenFPGA☆34Updated 7 years ago
- FPGA Assembly (FASM) Parser and Generator☆98Updated 3 years ago
- A 32-bit Microcontroller featuring a RISC-V core☆157Updated 7 years ago
- SoftCPU/SoC engine-V☆55Updated 8 months ago
- Export netlists from Yosys to DigitalJS☆54Updated 3 months ago
- Caravel is a standard SoC hardness with on chip resources to control and read/write operations from a user-dedicated space.☆136Updated 3 years ago
- Open Processor Architecture☆26Updated 9 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆50Updated 3 years ago