Cortex-M0 DesignStart Wrapper
☆23Aug 11, 2019Updated 6 years ago
Alternatives and similar repositories for cortex_m0_wrapper
Users that are interested in cortex_m0_wrapper are comparing it to the libraries listed below
Sorting:
- ☆16Sep 26, 2022Updated 3 years ago
- ☆13Oct 28, 2025Updated 4 months ago
- HDCP cipher engine for the NeTV2 FPGA☆17Nov 23, 2016Updated 9 years ago
- A port of the DesignStart Cortex-M0 system to the Diligentinc Arty board☆13Sep 7, 2018Updated 7 years ago
- Little handy Numerically controlled oscillator (NCO) Verilog RTL☆15Feb 15, 2024Updated 2 years ago
- Ethernet MAC 10/100 Mbps☆33Oct 31, 2021Updated 4 years ago
- High Speed USB 2.0 capture device based on miniSpartan6+☆60May 26, 2020Updated 5 years ago
- TCL framework to package Vivado IP-Cores☆14May 18, 2022Updated 3 years ago
- 1st Testwafer for LibreSilicon☆15May 24, 2019Updated 6 years ago
- AltOr32 - Alternative Lightweight OpenRisc CPU☆13Dec 17, 2015Updated 10 years ago
- OSCAR main source repository.☆16Sep 25, 2025Updated 5 months ago
- UVM components for DSP tasks (MODulation/DEModulation)☆14Mar 2, 2022Updated 4 years ago
- Course content for the University of Bristol Design Verification course.☆64Oct 1, 2025Updated 5 months ago
- LibreSilicon's Standard Cell Library Generator☆22Oct 30, 2025Updated 4 months ago
- 『컴퓨터 시스템 딥 다이브』(한빛미디어, 2023) 예제 코드 저장소입니다.☆10Dec 28, 2023Updated 2 years ago
- Designing and implementing LZ4 decompression algorithm in hardware (FPGA) using Verilog hardware description language☆17Feb 20, 2019Updated 7 years ago
- Arizona State University CSE320☆12Mar 22, 2015Updated 10 years ago
- Attempt to setup a bridge between AHB and I2C by constructing dedicated modules of AHB master , AHB slave , APB master , APB slave, I2C m…☆22Feb 25, 2019Updated 7 years ago
- Libre Silicon Compiler☆22Apr 13, 2021Updated 4 years ago
- The template for VLSI project☆27Mar 3, 2023Updated 3 years ago
- FT232H-based JTAG, SWD, and AVR-ISP Programmer (Supported by OpenOCD and AVRDUDE)☆48Jan 8, 2024Updated 2 years ago
- RISC-V GPGPU☆36Mar 6, 2020Updated 6 years ago
- A VCD parser object☆40Jul 17, 2013Updated 12 years ago
- ☆30Aug 19, 2019Updated 6 years ago
- maskcnn_benchmark based on mobilenetv2☆12Nov 11, 2019Updated 6 years ago
- A Verilog Filelist parser in Rust☆11Mar 25, 2022Updated 3 years ago
- This repository is outdated and the related functionality has been migrated to https://github.com/easysoc/easysoc-firrtl☆11Nov 3, 2021Updated 4 years ago
- ☆19Oct 13, 2025Updated 5 months ago
- Secure USB DFU1.1 bootloader for STM32 with STM32F4x1xE target fully compatible to STM32duino and PlatformIO☆15Jun 27, 2023Updated 2 years ago
- Functional Verification of Physical Layer of PCI Express Gen5.0 Graduation Project Using UVM☆26Jul 17, 2025Updated 8 months ago
- Prebuilt OP-TEE 3.15 Binaries for QEMUv8 and Run x-test☆18Aug 21, 2022Updated 3 years ago
- PSSGen: Portable Test and Stimulus Standard DSL Generator☆14Dec 29, 2025Updated 2 months ago
- MTCNN with convolution reprogramed in c☆14Jul 25, 2019Updated 6 years ago
- A tool for making password-protected files☆11Jul 6, 2023Updated 2 years ago
- git://gitorious.org/flashimg/flashimg.git☆13Nov 25, 2013Updated 12 years ago
- Procyon is the brightest star in the constellation of Canis Minor. But it's also the name of my RISC-V out-of-order processor.☆12Apr 6, 2023Updated 2 years ago
- Dynamic Hashed Blocks (DHB) data structure for dynamic graphs☆12Sep 8, 2025Updated 6 months ago
- Tatum: A Fast, Flexible Static Timing Analysis (STA) Engine for Digital Circuits☆62May 28, 2024Updated last year
- RISC-V OpenWrt Port☆17Oct 30, 2018Updated 7 years ago