ultraembedded/cortex_m0_wrapper external links

---

GitHub - View repository

GitHub.dev - Open in online code editor

Star history - Growth chart over time

deps.dev - Dependencies and security vulnerabilities

Gitingest - Export source code for LLM usage

Repomix - Export source code for LLM usage

uithub - Export source code for LLM usage

Close

ultraembedded/cortex_m0_wrapper

Readme badge preview -

If you own this repo, copy the snippet below and add it to your README.md

---

Copy

[![RelatedRepos](https://img.shields.io/badge/related-repos-yellow)](https://relatedrepos.com/gh/ultraembedded/cortex_m0_wrapper)

Close

ultraembedded / cortex_m0_wrapperView on GitHubMore

• External links
• Readme badge

Cortex-M0 DesignStart Wrapper

☆22Aug 11, 2019Updated 6 years ago

Alternatives and similar repositories for cortex_m0_wrapper

Users that are interested in cortex_m0_wrapper are comparing it to the libraries listed below

• RT-Thread-Studio / sdk-debugger-pyocd

  View on GitHub
  ☆13Oct 28, 2025Updated 4 months ago
• Digilent / Zybo-Z7-20-base-linux

  View on GitHub
  ☆16Sep 26, 2022Updated 3 years ago
• ultraembedded / altor32

  View on GitHub
  AltOr32 - Alternative Lightweight OpenRisc CPU
  ☆13Dec 17, 2015Updated 10 years ago
• harshilasu / Intel-4004-CPU-in-Verilog

  View on GitHub
  Arizona State University CSE320
  ☆11Mar 22, 2015Updated 10 years ago
• chipforge / PearlRiver

  View on GitHub
  1st Testwafer for LibreSilicon
  ☆15May 24, 2019Updated 6 years ago
• ultraembedded / core_enet

  View on GitHub
  Ethernet MAC 10/100 Mbps
  ☆33Oct 31, 2021Updated 4 years ago
• paulscherrerinstitute / PsiIpPackage

  View on GitHub
  TCL framework to package Vivado IP-Cores
  ☆14May 18, 2022Updated 3 years ago
• libresilicon / coriolis

  View on GitHub
  autorouter forked from https://www-soc.lip6.fr/git/coriolis.git
  ☆15May 21, 2018Updated 7 years ago
• starfive-tech / opensbi

  View on GitHub
  ☆19Oct 13, 2025Updated 4 months ago
• verilator / example-systemverilog

  View on GitHub
  ☆40Jan 23, 2024Updated 2 years ago
• stevehoover / makerchip_examples

  View on GitHub
  ☆19Dec 22, 2025Updated 2 months ago
• efabless / caravel-lite

  View on GitHub
  ☆17Nov 4, 2024Updated last year
• DevendraDevadiga / optee_qemu_armv8a_prebuilt_binaries

  View on GitHub
  Prebuilt OP-TEE 3.15 Binaries for QEMUv8 and Run x-test
  ☆17Aug 21, 2022Updated 3 years ago
• thesourcerer8 / StdCellLib

  View on GitHub
  LibreSilicon's Standard Cell Library Generator
  ☆22Oct 30, 2025Updated 4 months ago
• foshardware / lsc

  View on GitHub
  Libre Silicon Compiler
  ☆22Apr 13, 2021Updated 4 years ago
• leviathanch / libresiliconprocess

  View on GitHub
  ☆30Aug 19, 2019Updated 6 years ago
• ultraembedded / usb_sniffer

  View on GitHub
  High Speed USB 2.0 capture device based on miniSpartan6+
  ☆59May 26, 2020Updated 5 years ago
• riscv / docs-spec-template

  View on GitHub
  ☆37Feb 20, 2026Updated last week
• TUK-SCVP / SCVP.artifacts

  View on GitHub
  Artifacts for the SCVP lecture
  ☆12Nov 17, 2021Updated 4 years ago
• google / globalfoundries-pdk-libs-gf180mcu_fd_sc_mcu7t5v0

  View on GitHub
  7 track standard cells for GF180MCU provided by GlobalFoundries.
  ☆27Dec 1, 2022Updated 3 years ago
• diadatp / mips_cpu

  View on GitHub
  A implementation of a 32-bit single cycle MIPS processor in Verilog.
  ☆20Nov 23, 2020Updated 5 years ago
• github0null / w801_cmake_template

  View on GitHub
  HLK-W801 cmake project template
  ☆27Dec 21, 2023Updated 2 years ago
• efabless / proton

  View on GitHub
  ☆33Jul 28, 2020Updated 5 years ago
• anycore / anycore-riscv-src

  View on GitHub
  The RTL source for AnyCore RISC-V
  ☆33Mar 18, 2022Updated 3 years ago
• verilog-to-routing / tatum

  View on GitHub
  Tatum: A Fast, Flexible Static Timing Analysis (STA) Engine for Digital Circuits
  ☆63May 28, 2024Updated last year
• cortexm / pyswd

  View on GitHub
  Python SWD Debugging library for ST-Link/V2
  ☆71Feb 20, 2025Updated last year
• vfinotti / cortex-m0-soft-microcontroller

  View on GitHub
  Soft-microcontroller implementation of an ARM Cortex-M0
  ☆28Apr 23, 2019Updated 6 years ago
• freecores / pipelined_fft_256

  View on GitHub
  Pipelined FFT/IFFT 256 points processor
  ☆10Jul 17, 2014Updated 11 years ago
• tonyalfred / ALU-Verification-using-SystemVerilog

  View on GitHub
  Build a SystemVerilog Environment for an ALU, using OOP testbench components as; stimulus generator, driver, monitor, scoreboard. ALU was…
  ☆10Mar 4, 2023Updated 2 years ago
• ForrestBlue / cortexm0ds

  View on GitHub
  ☆74Jan 19, 2016Updated 10 years ago
• jinwookjungs / lefdef_util

  View on GitHub
  A LEF/DEF Utility.
  ☆33Aug 15, 2019Updated 6 years ago
• riscv-software-src / riscv-isac

  View on GitHub
  ☆33Nov 4, 2024Updated last year
• ultraembedded / fpga_test_soc

  View on GitHub
  A small test SoC for various soft-CPUs (Cortex-M0, RISC-V)
  ☆34Mar 21, 2020Updated 5 years ago
• freecores / ethernet_tri_mode

  View on GitHub
  10_100_1000 Mbps tri-mode ethernet MAC
  ☆10Jul 17, 2014Updated 11 years ago
• matbi86 / matbi_fpga_season_1

  View on GitHub
  to study xilinx fpga using Zybo Z7-20 board
  ☆14Mar 13, 2024Updated last year
• reinitd / auto-pico-ducky

  View on GitHub
  Automatically turns your RPI Pico into a bad usb. The pico-ducky is from dbisu.
  ☆11May 28, 2024Updated last year
• andestech / pss-gen

  View on GitHub
  PSSGen: Portable Test and Stimulus Standard DSL Generator
  ☆14Dec 29, 2025Updated 2 months ago
• felsabbagh3 / Vortex

  View on GitHub
  RISC-V GPGPU
  ☆36Mar 6, 2020Updated 5 years ago
• vlotnik / uvm_modem

  View on GitHub
  UVM components for DSP tasks (MODulation/DEModulation)
  ☆14Mar 2, 2022Updated 3 years ago