ultraembedded / cortex_m0_wrapper
Cortex-M0 DesignStart Wrapper
☆18Updated 5 years ago
Alternatives and similar repositories for cortex_m0_wrapper:
Users that are interested in cortex_m0_wrapper are comparing it to the libraries listed below
- Ethernet MAC 10/100 Mbps☆25Updated 3 years ago
- USB -> AXI Debug Bridge☆36Updated 3 years ago
- ☆24Updated 11 years ago
- USB Full Speed PHY☆41Updated 4 years ago
- JTAG DPI module for SystemVerilog RTL simulations☆27Updated 9 years ago
- Hamming ECC Encoder and Decoder to protect memories☆30Updated last month
- DSP WishBone Compatible Cores☆13Updated 10 years ago
- Wishbone interconnect utilities☆38Updated last month
- A small test SoC for various soft-CPUs (Cortex-M0, RISC-V)☆30Updated 4 years ago
- PCI bridge☆18Updated 10 years ago
- USB 1.1 Host and Function IP core☆20Updated 10 years ago
- This is the repository for a verilog implementation of a lzrw1 compression core☆18Updated 7 years ago
- USB 2.0 FS Device controller IP core written in SystemVerilog☆34Updated 6 years ago
- USB capture IP☆20Updated 4 years ago
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆22Updated last year
- WISHBONE DMA/Bridge IP Core☆18Updated 10 years ago
- ☆35Updated last year
- SPI-Flash XIP Interface (Verilog)☆36Updated 3 years ago
- ULPI Link Wrapper (USB Phy Interface)☆25Updated 4 years ago
- A simple, scalable, source-synchronous, all-digital DDR link☆22Updated last month
- LowRISC port to Zedboard☆13Updated 7 years ago
- ☆18Updated 4 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆62Updated 4 years ago
- JTAG DPI module for OpenRISC simulation with Verilator☆17Updated 12 years ago
- Extended and external tests for Verilator testing☆16Updated this week
- A small 32-bit implementation of the RISC-V architecture☆32Updated 4 years ago
- JTAG Test Access Port (TAP)☆33Updated 10 years ago
- DDR4 Simulation Project in System Verilog☆34Updated 10 years ago
- Spen's Official OpenOCD Mirror☆48Updated this week
- turbo 8051☆28Updated 7 years ago