☆13Jun 21, 2026Updated last week
Alternatives and similar repositories for libsdcparse
Users that are interested in libsdcparse are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Parsing library for BLIF netlists☆19Nov 1, 2024Updated last year
- ☆10Updated this week
- GUI for SymbiYosys☆17Oct 13, 2025Updated 8 months ago
- Tatum: A Fast, Flexible Static Timing Analysis (STA) Engine for Digital Circuits☆63Apr 8, 2026Updated 2 months ago
- A collection of SPI related cores☆21Nov 12, 2024Updated last year
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Unit testing for cocotb☆11Aug 6, 2023Updated 2 years ago
- ☆46Sep 13, 2024Updated last year
- Extensible FPGA control platform☆63Apr 28, 2023Updated 3 years ago
- A collection of big designs to run post-synthesis simulations with yosys☆51Oct 27, 2015Updated 10 years ago
- Network components (NIC, Switch) for FireBox☆19Oct 27, 2024Updated last year
- Yosys plugin for logic locking and supply-chain security☆24Apr 5, 2025Updated last year
- A compact, configurable RISC-V core☆13Jul 31, 2025Updated 11 months ago
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆34May 17, 2020Updated 6 years ago
- SymbiFlow WIP changes for Yosys Open SYnthesis Suite☆41Mar 19, 2024Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Verilog hardware abstraction library☆54Jun 26, 2026Updated last week
- DC-SCM LTPI Reference Implementation☆23Jan 13, 2026Updated 5 months ago
- This is a SpyDrNet Plugin for a physical design related transformations☆16May 18, 2026Updated last month
- ☆20Mar 1, 2021Updated 5 years ago
- 使用 GitHub Actions 编译 OpenWrt-（多功能Q版），持续维护中☆13Jun 4, 2020Updated 6 years ago
- netlistDB - Intermediate format for digital hardware representation with graph database API☆31Mar 17, 2021Updated 5 years ago
- Provides a USBTMC driver for controlling instruments over USB☆23Oct 31, 2017Updated 8 years ago
- A linux'ish build system for System on Chip designs, based on GHDL☆14Dec 14, 2024Updated last year
- FPGA synthesis tool powered by equality saturation and program synthesis.☆14Jan 9, 2026Updated 5 months ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Assembly language (汇编语言程序设计 第三版 王爽)☆13Aug 17, 2022Updated 3 years ago
- ☆13May 4, 2026Updated 2 months ago
- Collection of test cases for Yosys☆17Jan 4, 2022Updated 4 years ago
- 猫玉——开源的非想天则联机平台☆22Jan 25, 2015Updated 11 years ago
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentaion (Reverse Engineered)☆34Jan 22, 2022Updated 4 years ago
- LeWiz Communications Ethernet MAC Core2 10G/5G/2.5G/1G☆41Apr 3, 2023Updated 3 years ago
- USB capture IP☆26Jun 6, 2020Updated 6 years ago
- Python library for working Standard Delay Format (SDF) Timing Annotation files.☆32Jul 12, 2024Updated last year
- The RAD flow is an open-source academic architecture exploration and evaluation flow for novel beyond-FPGA reconfigurable acceleration de…☆38Jul 22, 2025Updated 11 months ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- Benchmarks for Yosys development☆24Feb 17, 2020Updated 6 years ago
- Cross-Domain DPA Attack on SAML11☆17Jul 14, 2019Updated 6 years ago
- EasierUVM from Doulos now written in Python for easier UVM with framework and template generator☆13Sep 28, 2022Updated 3 years ago
- FPGA synthesis tool powered by program synthesis☆56Dec 15, 2025Updated 6 months ago
- A parser for Value Change Dump (VCD) files as specified in the IEEE System Verilog 1800-2012 standard.☆103Mar 6, 2022Updated 4 years ago
- ☆17Feb 24, 2026Updated 4 months ago
- A well-posed RRAM SPICE model implemented in Verilog-A, based on Stanford/ASU filamentary model, using code developed at UC Berkeley☆13Nov 30, 2020Updated 5 years ago