☆13Jun 21, 2026Updated last month
Alternatives and similar repositories for libsdcparse
Users that are interested in libsdcparse are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Parsing library for BLIF netlists☆19Nov 1, 2024Updated last year
- ☆10Jul 5, 2026Updated last month
- Tatum: A Fast, Flexible Static Timing Analysis (STA) Engine for Digital Circuits☆63Apr 8, 2026Updated 4 months ago
- GUI for SymbiYosys☆18Aug 4, 2026Updated last week
- Unit testing for cocotb☆11Aug 6, 2023Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- LMAC Core1 - Ethernet 1G/100M/10M☆19Apr 3, 2023Updated 3 years ago
- A collection of SPI related cores☆22Nov 12, 2024Updated last year
- Alliance VLSI CAD Tools (LIP6)☆24Dec 11, 2025Updated 8 months ago
- ☆47Sep 13, 2024Updated last year
- Extensible FPGA control platform☆63Apr 28, 2023Updated 3 years ago
- A collection of big designs to run post-synthesis simulations with yosys☆51Oct 27, 2015Updated 10 years ago
- Network components (NIC, Switch) for FireBox☆19Oct 27, 2024Updated last year
- Yosys plugin for logic locking and supply-chain security☆24Apr 5, 2025Updated last year
- A compact, configurable RISC-V core☆13Jul 31, 2025Updated last year
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- SymbiFlow WIP changes for Yosys Open SYnthesis Suite☆41Mar 19, 2024Updated 2 years ago
- This is a SpyDrNet Plugin for a physical design related transformations☆16May 18, 2026Updated 2 months ago
- A linux'ish build system for System on Chip designs, based on GHDL☆14Dec 14, 2024Updated last year
- Provides a USBTMC driver for controlling instruments over USB☆23Oct 31, 2017Updated 8 years ago
- 使用 GitHub Actions 编译 OpenWrt-（多功能Q版），持续维护中☆13Jun 4, 2020Updated 6 years ago
- ☆20Mar 1, 2021Updated 5 years ago
- netlistDB - Intermediate format for digital hardware representation with graph database API☆31Mar 17, 2021Updated 5 years ago
- Compiler Explorer for RTL: synthesize Verilog with Yosys and explore timing paths, logic depth, and fanin/fanout interactively☆42Updated this week
- ☆13May 4, 2026Updated 3 months ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- FPGA synthesis tool powered by equality saturation and program synthesis.☆14Jan 9, 2026Updated 7 months ago
- 猫玉——开源的非想天则联机平台☆22Jan 25, 2015Updated 11 years ago
- The RAD flow is an open-source academic architecture exploration and evaluation flow for novel beyond-FPGA reconfigurable acceleration de…☆38Jul 22, 2025Updated last year
- Collection of test cases for Yosys☆17Jan 4, 2022Updated 4 years ago
- ☆17Feb 24, 2026Updated 5 months ago
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentaion (Reverse Engineered)☆33Jan 22, 2022Updated 4 years ago
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆35May 17, 2020Updated 6 years ago
- Python library for working Standard Delay Format (SDF) Timing Annotation files.☆32Jul 12, 2024Updated 2 years ago
- LeWiz Communications Ethernet MAC Core2 10G/5G/2.5G/1G☆41Apr 3, 2023Updated 3 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Benchmarks for Yosys development☆24Feb 17, 2020Updated 6 years ago
- A modular hardware abstraction library☆55Aug 3, 2026Updated last week
- A parser for Value Change Dump (VCD) files as specified in the IEEE System Verilog 1800-2012 standard.☆103Mar 6, 2022Updated 4 years ago
- Analyzer and simulator of logic circuit☆15May 8, 2017Updated 9 years ago
- EasierUVM from Doulos now written in Python for easier UVM with framework and template generator☆13Sep 28, 2022Updated 3 years ago
- FPGA synthesis tool powered by program synthesis☆56Dec 15, 2025Updated 7 months ago
- ☆33Jan 24, 2020Updated 6 years ago