verilog-to-routing / libsdcparseLinks
☆12Updated 5 years ago
Alternatives and similar repositories for libsdcparse
Users that are interested in libsdcparse are comparing it to the libraries listed below
Sorting:
- Parsing library for BLIF netlists☆19Updated 9 months ago
- Benchmarks for Yosys development☆24Updated 5 years ago
- Python library for working Standard Delay Format (SDF) Timing Annotation files.☆30Updated last year
- Collection of test cases for Yosys☆18Updated 3 years ago
- Extended and external tests for Verilator testing☆16Updated last month
- Source codes and calibration scripts for clock tree synthesis☆40Updated 5 years ago
- A library and command-line tool for querying a Verilog netlist.☆27Updated 3 years ago
- Designs for Process-Voltage-Temperature (PVT) Sensors with MCU☆23Updated 5 years ago
- ☆44Updated 5 years ago
- 🕒 Static Timing Analysis diagram renderer☆13Updated last year
- ☆38Updated 3 years ago
- Open Source PHY v2☆29Updated last year
- Wavious DDR (WDDR) Physical interface (PHY) Software☆20Updated 3 years ago
- IP-core package generator for AXI4/Avalon☆22Updated 6 years ago
- ☆33Updated 2 years ago
- Register-based and RAM-based FIFOs designed in Verilog/System Verilog.☆18Updated last year
- A collection of big designs to run post-synthesis simulations with yosys☆50Updated 9 years ago
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆23Updated last month
- Xilinx Unisim Library in Verilog☆85Updated 5 years ago
- A padring generator for ASICs☆25Updated 2 years ago
- An open source PDK using TIGFET 10nm devices.☆49Updated 2 years ago
- ☆17Updated 9 months ago
- LibreSilicon's Standard Cell Library Generator☆20Updated last year
- ☆20Updated 3 years ago
- Common SystemVerilog package used by all RoaLogic IP with AMBA AHB3-Lite interfaces☆17Updated last year
- SoCRocket - Core Repository☆38Updated 8 years ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆42Updated 2 years ago
- Extensible FPGA control platform☆62Updated 2 years ago
- Design of 1024*32 (4kB) SRAM with access time < 2.5ns using OpenRAM☆19Updated 4 years ago
- ☆18Updated 4 years ago