This repository contain source code for ngspice and ghdl integration
☆34Jan 5, 2025Updated last year
Alternatives and similar repositories for nghdl
Users that are interested in nghdl are comparing it to the libraries listed below
Sorting:
- This repository contain source code for new flow of FreeEDA now know as eSim☆138Feb 20, 2026Updated last week
- A Versa Board implementation using the AutoFPGA/ZipCPU infrastructure☆17Nov 19, 2019Updated 6 years ago
- Minimal ZX Spectrum for Ulx3s ECP5 board☆12May 7, 2020Updated 5 years ago
- skywater 130nm pdk☆43Feb 21, 2026Updated last week
- KLayout technology files for Skywater SKY130☆44Jul 19, 2023Updated 2 years ago
- Experiments with Cologne Chip's GateMate FPGA architecture☆17Nov 16, 2023Updated 2 years ago
- GUI for SymbiYosys☆17Oct 13, 2025Updated 4 months ago
- ZPU - the worlds smallest 32 bit CPU with GCC toolchain☆16Jul 17, 2014Updated 11 years ago
- VHDL related news.☆27Updated this week
- Conda recipes for FPGA EDA tools for simulation, synthesis, place and route and bitstream generation.☆101Jan 30, 2025Updated last year
- Provides a heteroscedastic noise latent for a sparse variational Gaussian process using GPflow☆13Nov 11, 2020Updated 5 years ago
- A collection of SPI related cores☆21Nov 12, 2024Updated last year
- FPGA for uSDR☆20Feb 22, 2026Updated last week
- ☆97Jun 26, 2019Updated 6 years ago
- ☆38Nov 14, 2024Updated last year
- ☆33Jan 24, 2020Updated 6 years ago
- nMigen examples for the ULX3S board☆16Nov 30, 2020Updated 5 years ago
- SystemC to Verilog Synthesizable Subset Translator☆12May 12, 2023Updated 2 years ago
- Interfacing VHDL and foreign languages with VUnit☆15Feb 20, 2020Updated 6 years ago
- Beginner-friendly Verilog based examples for the ULX3S FPGA board.☆11Apr 25, 2022Updated 3 years ago
- UBC Siepic Ebeam PDK from edx course☆33Feb 21, 2026Updated last week
- IRSIM switch-level simulator for digital circuits☆36Nov 13, 2025Updated 3 months ago
- VHDL simulation model for PADAUK PDK microcontrollers☆21May 20, 2020Updated 5 years ago
- Opensource building blocks for TinyFPGA microcontrollers and retro computers.☆17Sep 29, 2017Updated 8 years ago
- Programmable Arcade Circuit Emulation☆15Oct 14, 2017Updated 8 years ago
- Altera MAX V bitstream documentation -- CLEANUP PENDING☆17May 23, 2020Updated 5 years ago
- Icarus SIMBUS☆20Nov 6, 2019Updated 6 years ago
- VHDL plugin for RgGen☆15Jan 7, 2026Updated last month
- GitHub Actions for usage with Google's 130nm manufacturable PDK for SkyWater Technology found @ https://github.com/google/skywater-pdk☆16Jun 3, 2021Updated 4 years ago
- A ZipCPU SoC for the Nexys Video board supporting video functionality☆20Nov 13, 2024Updated last year
- The Xyce™ Parallel Electronic Simulator☆113Updated this week
- Tatum: A Fast, Flexible Static Timing Analysis (STA) Engine for Digital Circuits☆63May 28, 2024Updated last year
- A Sphinx domain providing VHDL language support.☆20Dec 18, 2023Updated 2 years ago
- Python script for generating Xilinx .coe files for RAM initializing☆18Jan 3, 2019Updated 7 years ago
- BAG (BAG AMS Generator) Primitives Library for SKY130☆20May 16, 2023Updated 2 years ago
- The binaries for SaxonSoc Linux and other configurations☆17Mar 23, 2023Updated 2 years ago
- EPWave -- The Free Interactive Browser-Based Wave Viewer☆14Apr 1, 2015Updated 10 years ago
- Examples and design pattern for VHDL verification☆15Apr 10, 2016Updated 9 years ago
- A schematic editor for VLSI/Asic/Analog custom designs, netlist backends for VHDL, Spice and Verilog. The tool is focused on hierarchy an…☆444Feb 22, 2026Updated last week