FOSSEE / nghdlLinks
This repository contain source code for ngspice and ghdl integration
☆30Updated 5 months ago
Alternatives and similar repositories for nghdl
Users that are interested in nghdl are comparing it to the libraries listed below
Sorting:
- LunaPnR is a place and router for integrated circuits☆46Updated 6 months ago
- IRSIM switch-level simulator for digital circuits☆34Updated last month
- Small SERV-based SoC primarily for OpenMPW tapeout☆42Updated this week
- an inverter drawn in magic with makefile to simulate☆26Updated 2 years ago
- Open source designs developed with IHP 130nm BiCMOS Open Source PDK. Documentation at https://ihp-open-ip.readthedocs.io/en/latest/☆51Updated last month
- Hardware Design Tool - Mixed Signal Simulation with Verilog☆78Updated 5 months ago
- Coriolis VLSI EDA Tool (LIP6)☆67Updated last week
- ☆22Updated 3 weeks ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆29Updated 2 years ago
- Sphinx Extension which generates various types of diagrams from Verilog code.☆60Updated last year
- ☆46Updated 3 months ago
- BAG framework☆40Updated 10 months ago
- Custom IC Creator (ciccreator) is a compiler that takes in a object definition file (JSON), a SPICE file, and a design rule file and outp…☆30Updated 2 months ago
- ☆40Updated 3 months ago
- Translates GDSII into HTML/JS that can be viewed in WebGL-capable web browsers.☆55Updated 4 years ago
- Conda recipes for FPGA EDA tools for simulation, synthesis, place and route and bitstream generation.☆101Updated 4 months ago
- Project 1.1 Simulate a Skywater 130nm standard cell using ngspice☆14Updated this week
- Digital Circuit rendering engine☆39Updated last year
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆44Updated last week
- Specification of the Wishbone SoC Interconnect Architecture☆45Updated 3 years ago
- SAR ADC on tiny tapeout☆39Updated 4 months ago
- Qrouter detail router for digital ASIC designs☆57Updated last month
- A modern schematic entry and simulation program☆69Updated last week
- An abstract language model of VHDL written in Python.☆52Updated this week
- Benchmarks for Yosys development☆24Updated 5 years ago
- components and examples for creating radio ICs using the open skywater 130nm PDK☆19Updated 4 years ago
- A padring generator for ASICs☆25Updated 2 years ago
- Prefix tree adder space exploration library☆57Updated 6 months ago
- Virtual development board for HDL design☆42Updated 2 years ago
- Space CACD☆12Updated 5 years ago