Alternatives and similar repositories for nghdl

Users that are interested in nghdl are comparing it to the libraries listed below

• olofk / subservient
  Small SERV-based SoC primarily for OpenMPW tapeout
  ☆47Updated 6 months ago
• wulffern / ciccreator
  Custom IC Creator (ciccreator) is a compiler that takes in a object definition file (JSON), a SPICE file, and a design rule file and outp…
  ☆35Updated 5 months ago
• Isotel / mixedsim
  Hardware Design Tool - Mixed Signal Simulation with Verilog
  ☆88Updated 11 months ago
• hdl / constraints
  Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards
  ☆46Updated this week
• azonenberg / antikernel-ipcores
  FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations
  ☆69Updated 2 months ago
• RTimothyEdwards / irsim
  IRSIM switch-level simulator for digital circuits
  ☆35Updated 3 weeks ago
• RTimothyEdwards / XCircuit
  XCircuit circuit drawing and schematic capture tool
  ☆127Updated 3 weeks ago
• SymbiFlow / sphinxcontrib-hdl-diagrams
  Sphinx Extension which generates various types of diagrams from Verilog code.
  ☆63Updated 2 years ago
• IHP-GmbH / IHP-Open-DesignLib
  Open source designs developed with IHP 130nm BiCMOS Open Source PDK. Documentation at https://ihp-open-ip.readthedocs.io/en/latest/
  ☆61Updated 3 months ago
• lip6 / coriolis
  Coriolis VLSI EDA Tool (LIP6)
  ☆75Updated last week
• tmeissner / libvhdl
  Library of reusable VHDL components
  ☆28Updated last year
• os-fpga / Raptor
  Raptor end-to-end FPGA Compiler and GUI
  ☆91Updated 11 months ago
• antmicro / verilator-uvm-example
  Example of how to use UVM with Verilator
  ☆28Updated last week
• antmicro / renode-verilator-integration
  This repository contains sample code integrating Renode with Verilator
  ☆25Updated 6 months ago
• s-holst / GDS2WebGL
  Translates GDSII into HTML/JS that can be viewed in WebGL-capable web browsers.
  ☆58Updated 5 years ago
• mineda-support / ICPS2023_5
  ☆58Updated 4 months ago
• VHDL / pyVHDLModel
  An abstract language model of VHDL written in Python.
  ☆58Updated 2 weeks ago
• drom / logidrom
  Digital Circuit rendering engine
  ☆39Updated 4 months ago
• wulffern / tt06-sar
  SAR ADC on tiny tapeout
  ☆43Updated 10 months ago
• featherweight-ip / fwrisc
  Featherweight RISC-V implementation
  ☆53Updated 3 years ago
• amaranth-lang / amaranth-soc
  System on Chip toolkit for Amaranth HDL
  ☆97Updated last year
• IBM / hdl-tools
  Facilitates building open source tools for working with hardware description languages (HDLs)
  ☆66Updated 6 years ago
• NyanCAD / Mosaic
  A modern schematic entry and simulation program
  ☆77Updated last week
• Qucs / ADMS
  ADMS is a code generator for some of Verilog-A
  ☆102Updated 3 years ago
• tdene / synth_opt_adders
  Prefix tree adder space exploration library
  ☆56Updated last year
• jonpry / Pill
  Skill language interpreter
  ☆72Updated 5 years ago
• tclarke / sky130radio
  components and examples for creating radio ICs using the open skywater 130nm PDK
  ☆19Updated 5 years ago
• asicsforthemasses / LunaPnR
  LunaPnR is a place and router for integrated circuits
  ☆47Updated 4 months ago
• dbhi / vboard
  Virtual development board for HDL design
  ☆42Updated 2 years ago
• fossi-foundation / wishbone
  Specification of the Wishbone SoC Interconnect Architecture
  ☆48Updated 3 years ago