EpicSim Project
☆71Mar 1, 2021Updated 5 years ago
Alternatives and similar repositories for EpicSim
Users that are interested in EpicSim are comparing it to the libraries listed below
Sorting:
- ☆20Mar 1, 2021Updated 5 years ago
- Synthesiser for Asynchronous Verilog Language☆20Oct 29, 2014Updated 11 years ago
- GUI for SymbiYosys☆17Oct 13, 2025Updated 5 months ago
- The source code that empowers OpenROAD Cloud☆12Jun 29, 2020Updated 5 years ago
- VHDL/Verilog/SystemC code generator, simulator API written in python/c++☆223Dec 23, 2025Updated 3 months ago
- Provides a packaged collection of open source EDA tools☆12Apr 14, 2019Updated 6 years ago
- Medium Access Control layer of 802.15.4☆13Nov 14, 2014Updated 11 years ago
- Tatum: A Fast, Flexible Static Timing Analysis (STA) Engine for Digital Circuits☆62May 28, 2024Updated last year
- FACE: Fast and Customizable Sorting Accelerator☆11Sep 6, 2016Updated 9 years ago
- A c project for EDIF format parse.☆14May 10, 2016Updated 9 years ago
- RISC-V GPGPU☆36Mar 6, 2020Updated 6 years ago
- ☆14Sep 14, 2020Updated 5 years ago
- SystemC Configuration, Control and Inspection (CCI)☆19Nov 25, 2025Updated 3 months ago
- RISC-V RV32I CPU written in verilog☆10Jul 11, 2020Updated 5 years ago
- Yet Another Simulation Architecture☆79Sep 17, 2020Updated 5 years ago
- Wrapper for ETH Ariane Core☆22Sep 2, 2025Updated 6 months ago
- Parsing library for BLIF netlists☆19Nov 1, 2024Updated last year
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆50Jan 6, 2022Updated 4 years ago
- Backup: Library implementing a C TLM-2 style to bridge C models to SystemC TLM-2.0 (C++) from GreenSocs (https://git.greensocs.com/tlm/tl…☆19Aug 13, 2018Updated 7 years ago
- Source codes and calibration scripts for clock tree synthesis☆40Feb 18, 2020Updated 6 years ago
- Chisel implementation of the NVIDIA Deep Learning Accelerator (NVDLA), with self-driving accelerated☆235Dec 22, 2025Updated 3 months ago
- A mirror of the upstream binutils-gdb repository for ARC specific work☆16Mar 16, 2026Updated last week
- Async-Karin is an asynchronous framework for FPGA written in Verilog. It has been tested on a Xilinx Artix-7 board and an Altera Cyclone-…☆30Dec 14, 2020Updated 5 years ago
- PyMTL3 wrapper of the Berkeley Hardfloat IP☆10Aug 9, 2023Updated 2 years ago
- The PE for the second generation CGRA (garnet).☆18Feb 22, 2026Updated last month
- Governance-related CHIPS Alliance documents, guides etc.☆10Feb 20, 2023Updated 3 years ago
- FPU Generator☆20Jul 19, 2021Updated 4 years ago
- Python library for parsing module definitions and instantiations from SystemVerilog files☆26Apr 29, 2021Updated 4 years ago
- Icarus Verilog☆3,377Mar 10, 2026Updated last week
- Contains commonly used UVM components (agents, environments and tests).☆32Aug 17, 2018Updated 7 years ago
- Intel's Analog Detailed Router☆40Jul 18, 2019Updated 6 years ago
- A prototype GUI for chisel-development☆51Jun 9, 2020Updated 5 years ago
- Chisel/Firrtl execution engine☆155Aug 21, 2024Updated last year
- Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel☆222Jan 23, 2020Updated 6 years ago
- Provides dot visualizations of chisel/firrtl circuites☆13Mar 12, 2019Updated 7 years ago
- Open source EDA chip design flow☆51Mar 15, 2017Updated 9 years ago
- OpenSTA engine☆555Updated this week
- SystemVerilog overhaul of ESP L2 and LLC caches with directory based protocol☆18Feb 27, 2025Updated last year
- soc integration script and integration smoke script☆24Sep 12, 2022Updated 3 years ago