EpicSim Project
☆71Mar 1, 2021Updated 5 years ago
Alternatives and similar repositories for EpicSim
Users that are interested in EpicSim are comparing it to the libraries listed below
Sorting:
- ☆20Mar 1, 2021Updated 5 years ago
- RISC-V RV32I CPU written in verilog☆10Jul 11, 2020Updated 5 years ago
- Synthesiser for Asynchronous Verilog Language☆20Oct 29, 2014Updated 11 years ago
- GUI for SymbiYosys☆17Oct 13, 2025Updated 4 months ago
- The source code that empowers OpenROAD Cloud☆12Jun 29, 2020Updated 5 years ago
- VHDL/Verilog/SystemC code generator, simulator API written in python/c++☆221Dec 23, 2025Updated 2 months ago
- Provides a packaged collection of open source EDA tools☆12Apr 14, 2019Updated 6 years ago
- ☆14Sep 14, 2020Updated 5 years ago
- SystemC Configuration, Control and Inspection (CCI)☆19Nov 25, 2025Updated 3 months ago
- Tatum: A Fast, Flexible Static Timing Analysis (STA) Engine for Digital Circuits☆63May 28, 2024Updated last year
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆50Jan 6, 2022Updated 4 years ago
- A collection of big designs to run post-synthesis simulations with yosys☆51Oct 27, 2015Updated 10 years ago
- The PE for the second generation CGRA (garnet).☆18Feb 22, 2026Updated last week
- Parsing library for BLIF netlists☆19Nov 1, 2024Updated last year
- Wrapper for ETH Ariane Core☆22Sep 2, 2025Updated 6 months ago
- RISC-V GPGPU☆36Mar 6, 2020Updated 5 years ago
- ☆18Sep 2, 2020Updated 5 years ago
- Backup: Library implementing a C TLM-2 style to bridge C models to SystemC TLM-2.0 (C++) from GreenSocs (https://git.greensocs.com/tlm/tl…☆19Aug 13, 2018Updated 7 years ago
- Source codes and calibration scripts for clock tree synthesis☆40Feb 18, 2020Updated 6 years ago
- FPU Generator☆20Jul 19, 2021Updated 4 years ago
- OpenSTA engine☆552Updated this week
- Chisel/Firrtl execution engine☆155Aug 21, 2024Updated last year
- Synchronous FIFOs designed in Verilog/System Verilog.☆25Dec 21, 2025Updated 2 months ago
- Extensible FPGA control platform☆61Apr 28, 2023Updated 2 years ago
- Chisel implementation of the NVIDIA Deep Learning Accelerator (NVDLA), with self-driving accelerated☆235Dec 22, 2025Updated 2 months ago
- Intel's Analog Detailed Router☆40Jul 18, 2019Updated 6 years ago
- ☆44Jan 26, 2020Updated 6 years ago
- Torc: Tools for Open Reconfigurable Computing☆39Apr 12, 2017Updated 8 years ago
- Medium Access Control layer of 802.15.4☆13Nov 14, 2014Updated 11 years ago
- ThreadX☆23Sep 4, 2018Updated 7 years ago
- Python library for parsing module definitions and instantiations from SystemVerilog files☆26Apr 29, 2021Updated 4 years ago
- Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel☆222Jan 23, 2020Updated 6 years ago
- ☆13Feb 13, 2026Updated 2 weeks ago
- Python Verilog-AMS Parser☆12Oct 13, 2015Updated 10 years ago
- The ANUBIS benchmark suite for Incremental Synthesis☆12Dec 15, 2020Updated 5 years ago
- Testing Ibex build using Yosys and open source toolchains.☆11Oct 2, 2021Updated 4 years ago
- PyMTL3 wrapper of the Berkeley Hardfloat IP☆10Aug 9, 2023Updated 2 years ago
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 5 years ago
- A c project for EDIF format parse.☆14May 10, 2016Updated 9 years ago