EpicSim Project
☆71Mar 1, 2021Updated 5 years ago
Alternatives and similar repositories for EpicSim
Users that are interested in EpicSim are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆20Mar 1, 2021Updated 5 years ago
- The source code that empowers OpenROAD Cloud☆14Jun 29, 2020Updated 6 years ago
- VHDL/Verilog/SystemC code generator, simulator API written in python/c++☆226Jun 22, 2026Updated last month
- Synthesiser for Asynchronous Verilog Language☆20Oct 29, 2014Updated 11 years ago
- GUI for SymbiYosys☆17Jul 16, 2026Updated last week
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- 简洁的测试平台日志，波形(FSDB/VCD)，根因分析MCP Server. A Simple and Universal MCP Server to Debug Testbench Simulation Failures Via Log Parsing And Wave…☆57Updated this week
- Provides a packaged collection of open source EDA tools☆12Apr 14, 2019Updated 7 years ago
- RISC-V RV32I CPU written in verilog☆10Jul 11, 2020Updated 6 years ago
- Medium Access Control layer of 802.15.4☆14Nov 14, 2014Updated 11 years ago
- Tatum: A Fast, Flexible Static Timing Analysis (STA) Engine for Digital Circuits☆63Apr 8, 2026Updated 3 months ago
- A c project for EDIF format parse.☆14May 10, 2016Updated 10 years ago
- RISC-V GPGPU☆39Mar 6, 2020Updated 6 years ago
- FACE: Fast and Customizable Sorting Accelerator☆11Sep 6, 2016Updated 9 years ago
- Source codes and calibration scripts for clock tree synthesis☆40Feb 18, 2020Updated 6 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Wrapper for ETH Ariane Core☆21Sep 2, 2025Updated 10 months ago
- SystemC Configuration, Control and Inspection (CCI)☆22Jul 7, 2026Updated 2 weeks ago
- ☆15Sep 14, 2020Updated 5 years ago
- Yet Another Simulation Architecture☆81Sep 17, 2020Updated 5 years ago
- Parsing library for BLIF netlists☆19Nov 1, 2024Updated last year
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆50Jan 6, 2022Updated 4 years ago
- Backup: Library implementing a C TLM-2 style to bridge C models to SystemC TLM-2.0 (C++) from GreenSocs (https://git.greensocs.com/tlm/tl…☆19Aug 13, 2018Updated 7 years ago
- Chisel implementation of the NVIDIA Deep Learning Accelerator (NVDLA), with self-driving accelerated☆237Dec 22, 2025Updated 7 months ago
- A mirror of the upstream binutils-gdb repository for ARC specific work☆16Jul 15, 2026Updated last week
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Async-Karin is an asynchronous framework for FPGA written in Verilog. It has been tested on a Xilinx Artix-7 board and an Altera Cyclone-…☆30Dec 14, 2020Updated 5 years ago
- The PE for the second generation CGRA (garnet).☆18Feb 22, 2026Updated 5 months ago
- Intel's Analog Detailed Router☆43Jul 18, 2019Updated 7 years ago
- Python library for parsing module definitions and instantiations from SystemVerilog files☆27Apr 29, 2021Updated 5 years ago
- PyMTL3 wrapper of the Berkeley Hardfloat IP☆10Aug 9, 2023Updated 2 years ago
- Governance-related CHIPS Alliance documents, guides etc.☆10Feb 20, 2023Updated 3 years ago
- FPU Generator☆20Updated this week
- Workspace Integration Tool☆23Nov 6, 2020Updated 5 years ago
- Icarus Verilog☆3,550Updated this week
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Contains commonly used UVM components (agents, environments and tests).☆33Aug 17, 2018Updated 7 years ago
- A prototype GUI for chisel-development☆51Jun 9, 2020Updated 6 years ago
- Claude Code / Codex CLI skill that scaffolds a runnable UVM testbench (APB / AHB-Lite / AXI4-Lite + generic-bus fallback) from an IP sp…☆18Jul 14, 2026Updated last week
- Chisel/Firrtl execution engine☆157Aug 21, 2024Updated last year
- Provides dot visualizations of chisel/firrtl circuites☆13Mar 12, 2019Updated 7 years ago
- Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel☆223Jan 23, 2020Updated 6 years ago
- Open source EDA chip design flow☆50Mar 15, 2017Updated 9 years ago