eda-ricercatore / Modica-SRAMLinks
Design of a 32-kbit synchronous SRAM with 32-bit words, using 180 nm process technology. Developed MATLAB scripts to evaluate architectural trade-offs between performance (using logical effort analysis) and area usage; see the source code for the HSPICE decks and MATLAB scripts that are used during architectural trade-off evaluation, and charac…
☆15Updated 4 years ago
Alternatives and similar repositories for Modica-SRAM
Users that are interested in Modica-SRAM are comparing it to the libraries listed below
Sorting:
- SRAM☆8Updated 4 years ago
- OpenDesign Flow Database☆16Updated 6 years ago
- sram/rram/mram.. compiler☆35Updated last year
- Source codes and calibration scripts for clock tree synthesis☆40Updated 5 years ago
- SKY130 SRAM macros generated by SRAM 22☆16Updated 3 weeks ago
- Open source process design kit for 28nm open process☆59Updated last year
- Programming assignments for Coursera's U of I VLSI CAD: Logic to Layout☆12Updated 11 years ago
- An infrastructure for integrated EDA☆41Updated last year
- AMC: Asynchronous Memory Compiler☆48Updated 4 years ago
- cdsAsync: An Asynchronous QDI VLSI Toolset & Schematic Library☆25Updated 5 years ago
- ☆44Updated 5 years ago
- ☆20Updated 3 years ago
- Open Source Detailed Placement engine☆11Updated 5 years ago
- This repo shows an implementation of an FPGA from RTL to GDS with open Skywater-130 pdk☆30Updated 4 years ago
- This repository presents the mixed signal design of a Counter Type/ Ramp Type ADC. The Digital part of the circuit i.e 4- bit counter is …☆9Updated 3 years ago
- Design of 4KB Static RAM 1.8V (access time <2.5ns) using OpenRAM and Sky130 node☆14Updated 4 years ago
- Design of 1024*32 (4kB) SRAM with access time < 2.5ns using OpenRAM☆19Updated 4 years ago
- Open-sourced utilities for initial flow setup, calibration, and other user functions for OpenROAD project☆19Updated 5 years ago
- A RRAM addon for the NCSU FreePDK 45nm☆23Updated 3 years ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆42Updated 2 years ago
- ☆17Updated 11 months ago
- This is the repository of IPs of the group in USC who is developing Analog Mixed-signal Parameter Search Engine (AMPSE). You can download…☆25Updated 2 years ago
- IO and Pin Placer for Floorplan-Placement Subflow☆22Updated 4 years ago
- An open source PDK using TIGFET 10nm devices.☆48Updated 2 years ago
- An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization☆31Updated last year
- Designs for Process-Voltage-Temperature (PVT) Sensors with MCU☆22Updated 5 years ago
- EDA wiki☆54Updated 2 years ago
- ☆33Updated 5 years ago
- ☆31Updated 2 years ago
- Logic synthesis and ABC based optimization☆49Updated 2 weeks ago