eda-ricercatore / Modica-SRAM
Design of a 32-kbit synchronous SRAM with 32-bit words, using 180 nm process technology. Developed MATLAB scripts to evaluate architectural trade-offs between performance (using logical effort analysis) and area usage; see the source code for the HSPICE decks and MATLAB scripts that are used during architectural trade-off evaluation, and charac…
☆15Updated 3 years ago
Alternatives and similar repositories for Modica-SRAM:
Users that are interested in Modica-SRAM are comparing it to the libraries listed below
- Open source process design kit for 28nm open process☆54Updated last year
- A RRAM addon for the NCSU FreePDK 45nm☆23Updated 3 years ago
- SKY130 SRAM macros generated by SRAM 22☆16Updated last week
- Design of 4KB Static RAM 1.8V (access time <2.5ns) using OpenRAM and Sky130 node☆14Updated 4 years ago
- Design of 1024*32 (4kB) SRAM with access time < 2.5ns using OpenRAM☆19Updated 4 years ago
- SRAM☆8Updated 4 years ago
- ☆43Updated 5 years ago
- sram/rram/mram.. compiler☆33Updated last year
- An infrastructure for integrated EDA☆38Updated last year
- This is the repository of IPs of the group in USC who is developing Analog Mixed-signal Parameter Search Engine (AMPSE). You can download…☆25Updated 2 years ago
- ☆20Updated 3 years ago
- SRAM☆22Updated 4 years ago
- An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization☆30Updated last year
- ☆34Updated 5 years ago
- AMC: Asynchronous Memory Compiler☆48Updated 4 years ago
- OpenDesign Flow Database☆16Updated 6 years ago
- Open-sourced utilities for initial flow setup, calibration, and other user functions for OpenROAD project☆19Updated 5 years ago
- Material for OpenROAD Tutorial at DAC 2020☆47Updated 2 years ago
- Source codes and calibration scripts for clock tree synthesis☆40Updated 5 years ago
- Minimal SKY130 example with self-checking LVS, DRC, and PEX☆23Updated 4 years ago
- Ratatoskr NoC Simulator☆24Updated 4 years ago
- This is the FreePDK45 V1.4 Process Development Kit for the 45 nm technology☆24Updated 4 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆66Updated 3 years ago
- Incremental Timing-Driven Placement, problem C of ICCAD contest 2015☆13Updated 7 years ago
- Intel's Analog Detailed Router☆38Updated 5 years ago
- ☆23Updated 4 years ago
- This is a tutorial on standard digital design flow☆75Updated 3 years ago
- This repository has a list of collaterals needed for ICC2 workshop. It has a modified version of raven_soc which was taped-out by Efables…☆31Updated 4 years ago
- IPs for data-plane integration of Hardware Processing Engines (HWPEs) within a PULP system☆19Updated 2 weeks ago
- PDPU: An Open-Source Posit Dot-Product Unit for Deep Learning Applications☆39Updated last year