eda-ricercatore / Modica-SRAMLinks
Design of a 32-kbit synchronous SRAM with 32-bit words, using 180 nm process technology. Developed MATLAB scripts to evaluate architectural trade-offs between performance (using logical effort analysis) and area usage; see the source code for the HSPICE decks and MATLAB scripts that are used during architectural trade-off evaluation, and charac…
☆16Updated 4 years ago
Alternatives and similar repositories for Modica-SRAM
Users that are interested in Modica-SRAM are comparing it to the libraries listed below
Sorting:
- A RRAM addon for the NCSU FreePDK 45nm☆23Updated 3 years ago
- ☆44Updated 11 months ago
- A verilog implementation for Network-on-Chip☆76Updated 7 years ago
- This repository includes the Resistive Random Access Memory (RRAM) Compiler which is designed in the context of the research project of D…☆69Updated 2 years ago
- Material for OpenROAD Tutorial at DAC 2020☆47Updated 2 years ago
- Memory Compiler Tutorial☆12Updated 4 years ago
- This is a tutorial on standard digital design flow☆78Updated 4 years ago
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆182Updated 5 years ago
- SKY130 SRAM macros generated by SRAM 22☆16Updated last week
- A project on hardware design for convolutional neural network. This neural network is of 2 layers with 400 inputs in the first layer. Thi…☆18Updated 7 years ago
- This repository has a list of collaterals needed for ICC2 workshop. It has a modified version of raven_soc which was taped-out by Efables…☆37Updated 5 years ago
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆84Updated 4 months ago
- Base on Synopsys platform using VCS,DC,ICC,PT.☆12Updated 4 years ago
- Ratatoskr NoC Simulator☆27Updated 4 years ago
- FAN (fan-out-oriented) ATPG (Automatic Test Pattern Generation) and Fault Simulation command line tool☆93Updated last month
- The project includes SRAM In Memory Computing Accelerator with updates in design/circuits submitted previously in MPW7, by IITD researche…☆12Updated 2 years ago
- AMC: Asynchronous Memory Compiler☆50Updated 5 years ago
- ☆34Updated 6 years ago
- Dataset for ML-guided Accelerator Design☆37Updated 9 months ago
- A systolic array matrix multiplier☆24Updated 5 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆57Updated 10 months ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆105Updated last year
- Open source process design kit for 28nm open process☆60Updated last year
- reference block design for the ASAP7nm library in Cadence Innovus☆50Updated last year
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆75Updated 4 years ago
- EDA physical synthesis optimization kit☆60Updated last year
- This is the FreePDK45 V1.4 Process Development Kit for the 45 nm technology☆28Updated 4 years ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆67Updated 5 years ago
- ECE 5745 Tutorial 8: SRAM Generators☆14Updated 3 years ago
- HLS for Networks-on-Chip☆35Updated 4 years ago