eda-ricercatore / Modica-SRAM
Design of a 32-kbit synchronous SRAM with 32-bit words, using 180 nm process technology. Developed MATLAB scripts to evaluate architectural trade-offs between performance (using logical effort analysis) and area usage; see the source code for the HSPICE decks and MATLAB scripts that are used during architectural trade-off evaluation, and charac…
☆15Updated 3 years ago
Alternatives and similar repositories for Modica-SRAM:
Users that are interested in Modica-SRAM are comparing it to the libraries listed below
- sram/rram/mram.. compiler☆30Updated last year
- Design of 4KB Static RAM 1.8V (access time <2.5ns) using OpenRAM and Sky130 node☆13Updated 3 years ago
- A RRAM addon for the NCSU FreePDK 45nm☆23Updated 3 years ago
- Design of 1024*32 (4kB) SRAM with access time < 2.5ns using OpenRAM☆19Updated 4 years ago
- SRAM☆8Updated 4 years ago
- AMC: Asynchronous Memory Compiler☆48Updated 4 years ago
- Open source process design kit for 28nm open process☆48Updated 9 months ago
- Tatum: A Fast, Flexible Static Timing Analysis (STA) Engine for Digital Circuits☆56Updated 8 months ago
- Open-sourced utilities for initial flow setup, calibration, and other user functions for OpenROAD project☆19Updated 5 years ago
- ☆40Updated 5 years ago
- Source codes and calibration scripts for clock tree synthesis☆40Updated 5 years ago
- ☆20Updated 3 years ago
- An infrastructure for integrated EDA☆38Updated last year
- Material for OpenROAD Tutorial at DAC 2020☆46Updated 2 years ago
- OpenDesign Flow Database☆16Updated 6 years ago
- Open Source Detailed Placement engine☆11Updated 5 years ago
- This is the repository of IPs of the group in USC who is developing Analog Mixed-signal Parameter Search Engine (AMPSE). You can download…☆24Updated last year
- cdsAsync: An Asynchronous QDI VLSI Toolset & Schematic Library☆25Updated 5 years ago
- An open source PDK using TIGFET 10nm devices.☆47Updated 2 years ago
- This repository includes the Resistive Random Access Memory (RRAM) Compiler which is designed in the context of the research project of D…☆61Updated 2 years ago
- SRAM☆21Updated 4 years ago
- ☆21Updated last year
- Physical memristor/RRAM/resistive switching device SPICE compact model, that is able to accurately fit both unipolar/bipolar devices sett…☆40Updated 5 years ago
- ☆20Updated 3 years ago
- ☆32Updated 5 years ago
- fakeram generator for use by researchers who do not have access to commercial ram generators☆35Updated 2 years ago
- reference block design for the ASAP7nm library in Cadence Innovus☆36Updated 7 months ago
- A free standard cell library for SDDS-NCL circuits☆25Updated last year
- A custom C++ routine to identify logic gates in the layout extracted netlist (SPICE) of digital circuits and generate gate-level Verilog …☆28Updated 6 months ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆66Updated 3 years ago