eda-ricercatore / Modica-SRAMLinks
Design of a 32-kbit synchronous SRAM with 32-bit words, using 180 nm process technology. Developed MATLAB scripts to evaluate architectural trade-offs between performance (using logical effort analysis) and area usage; see the source code for the HSPICE decks and MATLAB scripts that are used during architectural trade-off evaluation, and charac…
☆16Updated 4 years ago
Alternatives and similar repositories for Modica-SRAM
Users that are interested in Modica-SRAM are comparing it to the libraries listed below
Sorting:
- ☆44Updated last year
- reference block design for the ASAP7nm library in Cadence Innovus☆51Updated last year
- Open source process design kit for 28nm open process☆61Updated last year
- A RRAM addon for the NCSU FreePDK 45nm☆23Updated 3 years ago
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆187Updated 5 years ago
- This is the FreePDK45 V1.4 Process Development Kit for the 45 nm technology☆30Updated 4 years ago
- Memory Compiler Tutorial☆13Updated 5 years ago
- SKY130 SRAM macros generated by SRAM 22☆16Updated last month
- Intel's Analog Detailed Router☆39Updated 6 years ago
- EDA physical synthesis optimization kit☆62Updated last year
- A free standard cell library for SDDS-NCL circuits☆28Updated 2 years ago
- This repository includes the Resistive Random Access Memory (RRAM) Compiler which is designed in the context of the research project of D…☆69Updated 3 years ago
- Material for OpenROAD Tutorial at DAC 2020☆47Updated 2 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆78Updated 4 years ago
- This is a tutorial on standard digital design flow☆79Updated 4 years ago
- AMC: Asynchronous Memory Compiler☆51Updated 5 years ago
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆85Updated 5 months ago
- ☆36Updated 6 years ago
- ☆34Updated 2 years ago
- FAN (fan-out-oriented) ATPG (Automatic Test Pattern Generation) and Fault Simulation command line tool☆95Updated 3 months ago
- A toolchain for rapid design space exploration of chiplet architectures☆60Updated 2 months ago
- A verilog implementation for Network-on-Chip☆77Updated 7 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆59Updated last year
- sram/rram/mram.. compiler☆42Updated 2 years ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆67Updated 5 years ago
- A Fast C++ Header-only Parser for Standard Parasitic Exchange Format (SPEF).☆56Updated 3 years ago
- Design of 1024*32 (4kB) SRAM with access time < 2.5ns using OpenRAM☆19Updated 5 years ago
- ☆194Updated 6 months ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆105Updated last year
- A systolic array matrix multiplier☆25Updated 6 years ago