eda-ricercatore / Modica-SRAMLinks
Design of a 32-kbit synchronous SRAM with 32-bit words, using 180 nm process technology. Developed MATLAB scripts to evaluate architectural trade-offs between performance (using logical effort analysis) and area usage; see the source code for the HSPICE decks and MATLAB scripts that are used during architectural trade-off evaluation, and charac…
☆16Updated 4 years ago
Alternatives and similar repositories for Modica-SRAM
Users that are interested in Modica-SRAM are comparing it to the libraries listed below
Sorting:
- ☆44Updated last year
- Material for OpenROAD Tutorial at DAC 2020☆47Updated 2 years ago
- A RRAM addon for the NCSU FreePDK 45nm☆23Updated 3 years ago
- reference block design for the ASAP7nm library in Cadence Innovus☆51Updated last year
- This repository includes the Resistive Random Access Memory (RRAM) Compiler which is designed in the context of the research project of D…☆69Updated 2 years ago
- Dataset for ML-guided Accelerator Design☆38Updated 9 months ago
- SKY130 SRAM macros generated by SRAM 22☆16Updated 3 weeks ago
- This is a tutorial on standard digital design flow☆78Updated 4 years ago
- ☆27Updated 5 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆76Updated 4 years ago
- SRAM☆23Updated 5 years ago
- Open source process design kit for 28nm open process☆61Updated last year
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆84Updated 4 months ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆105Updated last year
- FAN (fan-out-oriented) ATPG (Automatic Test Pattern Generation) and Fault Simulation command line tool☆94Updated 2 months ago
- Memory Compiler Tutorial☆12Updated 4 years ago
- A toolchain for rapid design space exploration of chiplet architectures☆59Updated last month
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆184Updated 5 years ago
- ☆35Updated 6 years ago
- Ratatoskr NoC Simulator☆27Updated 4 years ago
- EDA physical synthesis optimization kit☆61Updated last year
- AMC: Asynchronous Memory Compiler☆50Updated 5 years ago
- An infrastructure for integrated EDA☆41Updated 2 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆58Updated 11 months ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆54Updated 3 months ago
- ☆86Updated 2 months ago
- A systolic array matrix multiplier☆25Updated 6 years ago
- ☆53Updated 6 years ago
- A verilog implementation for Network-on-Chip☆76Updated 7 years ago
- Base on Synopsys platform using VCS,DC,ICC,PT.☆12Updated 4 years ago