eda-ricercatore / Modica-SRAMLinks
Design of a 32-kbit synchronous SRAM with 32-bit words, using 180 nm process technology. Developed MATLAB scripts to evaluate architectural trade-offs between performance (using logical effort analysis) and area usage; see the source code for the HSPICE decks and MATLAB scripts that are used during architectural trade-off evaluation, and charac…
☆16Updated 4 years ago
Alternatives and similar repositories for Modica-SRAM
Users that are interested in Modica-SRAM are comparing it to the libraries listed below
Sorting:
- reference block design for the ASAP7nm library in Cadence Innovus☆51Updated last year
- A RRAM addon for the NCSU FreePDK 45nm☆24Updated 3 years ago
- ☆44Updated last year
- This repository includes the Resistive Random Access Memory (RRAM) Compiler which is designed in the context of the research project of D…☆71Updated 3 years ago
- Memory Compiler Tutorial☆13Updated 5 years ago
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆191Updated 5 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆79Updated 4 years ago
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆85Updated 6 months ago
- This is a tutorial on standard digital design flow☆79Updated 4 years ago
- EDA physical synthesis optimization kit☆62Updated last year
- SRAM☆22Updated 5 years ago
- Open source process design kit for 28nm open process☆66Updated last year
- SKY130 SRAM macros generated by SRAM 22☆16Updated 2 months ago
- A verilog implementation for Network-on-Chip☆77Updated 7 years ago
- A free standard cell library for SDDS-NCL circuits☆28Updated 2 years ago
- Material for OpenROAD Tutorial at DAC 2020☆46Updated 2 years ago
- AMC: Asynchronous Memory Compiler☆51Updated 5 years ago
- sram/rram/mram.. compiler☆42Updated 2 years ago
- ☆37Updated 6 years ago
- This is the FreePDK45 V1.4 Process Development Kit for the 45 nm technology☆30Updated 4 years ago
- Project repo for the POSH on-chip network generator☆51Updated 7 months ago
- Design of 1024*32 (4kB) SRAM with access time < 2.5ns using OpenRAM☆19Updated 5 years ago
- ☆106Updated 5 years ago
- This is the repository of IPs of the group in USC who is developing Analog Mixed-signal Parameter Search Engine (AMPSE). You can download…☆25Updated 2 years ago
- AutoCellLibX: Automated Standard Cell Library Extension Based on Pattern Mining☆18Updated 2 years ago
- ☆56Updated 6 years ago
- liberty parser (For parsing IC timing lib file)☆65Updated 2 years ago
- A Standalone Structural Verilog Parser☆99Updated 3 years ago
- ECE 5745 Tutorial 8: SRAM Generators☆15Updated 3 years ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆105Updated last year