eda-ricercatore / Modica-SRAMLinks
Design of a 32-kbit synchronous SRAM with 32-bit words, using 180 nm process technology. Developed MATLAB scripts to evaluate architectural trade-offs between performance (using logical effort analysis) and area usage; see the source code for the HSPICE decks and MATLAB scripts that are used during architectural trade-off evaluation, and charac…
☆16Updated 4 years ago
Alternatives and similar repositories for Modica-SRAM
Users that are interested in Modica-SRAM are comparing it to the libraries listed below
Sorting:
- Memory Compiler Tutorial☆13Updated 5 years ago
- Open source process design kit for 28nm open process☆69Updated last year
- reference block design for the ASAP7nm library in Cadence Innovus☆54Updated last year
- ☆46Updated last year
- A RRAM addon for the NCSU FreePDK 45nm☆24Updated 3 years ago
- A verilog implementation for Network-on-Chip☆78Updated 7 years ago
- sram/rram/mram.. compiler☆43Updated 2 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆76Updated last month
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆81Updated 4 years ago
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆196Updated 5 years ago
- Material for OpenROAD Tutorial at DAC 2020☆46Updated 3 years ago
- This repository includes the Resistive Random Access Memory (RRAM) Compiler which is designed in the context of the research project of D…☆76Updated 3 years ago
- AMC: Asynchronous Memory Compiler☆51Updated 5 years ago
- ☆36Updated 2 years ago
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆91Updated 8 months ago
- ☆40Updated 6 years ago
- Ratatoskr NoC Simulator☆29Updated 4 years ago
- ☆57Updated 6 years ago
- This repository has a list of collaterals needed for ICC2 workshop. It has a modified version of raven_soc which was taped-out by Efables…☆38Updated 5 years ago
- This is the FreePDK45 V1.4 Process Development Kit for the 45 nm technology☆32Updated 4 years ago
- SKY130 SRAM macros generated by SRAM 22☆18Updated 4 months ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆109Updated last year
- SRAM☆22Updated 5 years ago
- This is a tutorial on standard digital design flow☆81Updated 4 years ago
- An infrastructure for integrated EDA☆42Updated 2 years ago
- A toolchain for rapid design space exploration of chiplet architectures☆71Updated 5 months ago
- Design of 1024*32 (4kB) SRAM with access time < 2.5ns using OpenRAM☆19Updated 5 years ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆74Updated 6 years ago
- This is the repository of IPs of the group in USC who is developing Analog Mixed-signal Parameter Search Engine (AMPSE). You can download…☆25Updated 2 years ago
- Base on Synopsys platform using VCS,DC,ICC,PT.☆12Updated 4 years ago