eda-ricercatore / Modica-SRAMLinks
Design of a 32-kbit synchronous SRAM with 32-bit words, using 180 nm process technology. Developed MATLAB scripts to evaluate architectural trade-offs between performance (using logical effort analysis) and area usage; see the source code for the HSPICE decks and MATLAB scripts that are used during architectural trade-off evaluation, and charac…
☆16Updated 4 years ago
Alternatives and similar repositories for Modica-SRAM
Users that are interested in Modica-SRAM are comparing it to the libraries listed below
Sorting:
- Memory Compiler Tutorial☆13Updated 5 years ago
- reference block design for the ASAP7nm library in Cadence Innovus☆51Updated last year
- This repository includes the Resistive Random Access Memory (RRAM) Compiler which is designed in the context of the research project of D…☆74Updated 3 years ago
- ☆44Updated last year
- Programming assignments for Coursera's U of I VLSI CAD: Logic to Layout☆14Updated 11 years ago
- This is a tutorial on standard digital design flow☆79Updated 4 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆82Updated 4 years ago
- A verilog implementation for Network-on-Chip☆77Updated 7 years ago
- A RRAM addon for the NCSU FreePDK 45nm☆24Updated 3 years ago
- Open source process design kit for 28nm open process☆67Updated last year
- Design of 1024*32 (4kB) SRAM with access time < 2.5ns using OpenRAM☆19Updated 5 years ago
- SRAM☆22Updated 5 years ago
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆87Updated 6 months ago
- A systolic array matrix multiplier☆29Updated 6 years ago
- This place provide different SRAM cells netlist to be simulated with HSpice tool in sub-20nm FinFET technologies.☆12Updated 4 years ago
- Material for OpenROAD Tutorial at DAC 2020☆46Updated 2 years ago
- A project on hardware design for convolutional neural network. This neural network is of 2 layers with 400 inputs in the first layer. Thi…☆18Updated 7 years ago
- ECE 5745 Tutorial 8: SRAM Generators☆15Updated 3 years ago
- Base on Synopsys platform using VCS,DC,ICC,PT.☆12Updated 4 years ago
- A free standard cell library for SDDS-NCL circuits☆28Updated 2 years ago
- EDA physical synthesis optimization kit☆62Updated 2 years ago
- ☆37Updated 6 years ago
- SKY130 SRAM macros generated by SRAM 22☆16Updated 3 months ago
- Dataset for ML-guided Accelerator Design☆41Updated last year
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆66Updated 3 weeks ago
- Ratatoskr NoC Simulator☆28Updated 4 years ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆70Updated 5 years ago
- Bitonic sorter (Batcher's sorting network) written in Verilog.☆35Updated last year
- ☆28Updated 6 years ago
- AMC: Asynchronous Memory Compiler☆51Updated 5 years ago