eda-ricercatore / Modica-SRAM
Design of a 32-kbit synchronous SRAM with 32-bit words, using 180 nm process technology. Developed MATLAB scripts to evaluate architectural trade-offs between performance (using logical effort analysis) and area usage; see the source code for the HSPICE decks and MATLAB scripts that are used during architectural trade-off evaluation, and charac…
☆15Updated 3 years ago
Alternatives and similar repositories for Modica-SRAM:
Users that are interested in Modica-SRAM are comparing it to the libraries listed below
- A RRAM addon for the NCSU FreePDK 45nm☆23Updated 3 years ago
- SRAM☆8Updated 4 years ago
- Design of 4KB Static RAM 1.8V (access time <2.5ns) using OpenRAM and Sky130 node☆14Updated 4 years ago
- SKY130 SRAM macros generated by SRAM 22☆16Updated last month
- sram/rram/mram.. compiler☆32Updated last year
- SRAM☆21Updated 4 years ago
- ☆43Updated 5 years ago
- Open source process design kit for 28nm open process☆51Updated 11 months ago
- This is the repository of IPs of the group in USC who is developing Analog Mixed-signal Parameter Search Engine (AMPSE). You can download…☆24Updated 2 years ago
- Source codes and calibration scripts for clock tree synthesis☆40Updated 5 years ago
- ☆34Updated 5 years ago
- Tatum: A Fast, Flexible Static Timing Analysis (STA) Engine for Digital Circuits☆56Updated 10 months ago
- ☆20Updated 3 years ago
- Design of 1024*32 (4kB) SRAM with access time < 2.5ns using OpenRAM☆19Updated 4 years ago
- reference block design for the ASAP7nm library in Cadence Innovus☆41Updated 9 months ago
- AMC: Asynchronous Memory Compiler☆48Updated 4 years ago
- This is the FreePDK45 V1.4 Process Development Kit for the 45 nm technology☆23Updated 4 years ago
- Intel's Analog Detailed Router☆38Updated 5 years ago
- ☆43Updated 11 months ago
- An infrastructure for integrated EDA☆38Updated last year
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆66Updated 3 years ago
- Open Source Detailed Placement engine☆11Updated 5 years ago
- cdsAsync: An Asynchronous QDI VLSI Toolset & Schematic Library☆25Updated 5 years ago
- ☆21Updated 3 years ago
- A free standard cell library for SDDS-NCL circuits☆26Updated 2 years ago
- Power grid analysis☆19Updated 4 years ago
- A toolchain for rapid design space exploration of chiplet architectures☆45Updated 2 weeks ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆40Updated last year
- PDPU: An Open-Source Posit Dot-Product Unit for Deep Learning Applications☆38Updated last year
- SMT-based Simultaneous Place-&-Route for Standard Cell Synthesis for PROBE 2.0☆17Updated 4 years ago