EliasVansteenkiste / FPGA-CAD-FrameworkView external linksLinks
A Java framework focused on rapid prototyping of new CAD algorithms for FPGA compilation.
☆25Dec 17, 2019Updated 6 years ago
Alternatives and similar repositories for FPGA-CAD-Framework
Users that are interested in FPGA-CAD-Framework are comparing it to the libraries listed below
Sorting:
- A Java framework focused on rapid prototyping of new CAD algorithms for FPGA compilation.☆13Aug 5, 2024Updated last year
- TLUT tool flow for parameterised configurations for FPGAs☆16Aug 5, 2024Updated last year
- RippleFPGA, A Simultaneous Pack-and-Place Algorithm for UltraScale FPGA☆91Feb 11, 2020Updated 6 years ago
- SDI interface board for the apertus° AXIOM beta camera☆13Jan 19, 2019Updated 7 years ago
- Next-Generation FPGA Place-and-Route☆10Aug 1, 2018Updated 7 years ago
- HeteroHalide: From Image Processing DSL to Efficient FPGA Acceleration☆15Sep 14, 2020Updated 5 years ago
- Collection of test cases for Yosys☆17Jan 4, 2022Updated 4 years ago
- Fine Grain FPGA Overlay Architecture and Tools☆27Nov 5, 2021Updated 4 years ago
- CPOL=0, CPHA=0 SPI core for practicing formal verification with yosys☆21May 20, 2020Updated 5 years ago
- A low cost FPGA development board for absolute newbies☆18Jan 2, 2019Updated 7 years ago
- ☆33Aug 23, 2022Updated 3 years ago
- A unified programming framework for high and portable performance across FPGAs and GPUs☆11Mar 23, 2025Updated 10 months ago
- Bitstream Fault Analysis Tool☆15Jul 17, 2023Updated 2 years ago
- Wishbone bridge over SPI☆11Nov 13, 2019Updated 6 years ago
- photonSDI - an open source SDI core☆10May 26, 2021Updated 4 years ago
- A Tcl-based CAD Tool Framework for Xilinx's Vivado Design Suite☆44Oct 21, 2019Updated 6 years ago
- nextpnr portable FPGA place and route tool☆11Nov 30, 2020Updated 5 years ago
- gateware for the main fpga, including a hispi decoder and image processing☆13Sep 27, 2018Updated 7 years ago
- FPGA Portable Music Generator☆11Aug 1, 2018Updated 7 years ago
- This document adopts the method from the XAPP1230 for doing readback capture on Xilinx UltraScale devices and shows how to migrate the sa…☆18Nov 15, 2019Updated 6 years ago
- Small footprint and configurable HyperBus core☆14Jul 6, 2022Updated 3 years ago
- a project to check the FOSS synthesizers against vendors EDA tools☆12Sep 26, 2020Updated 5 years ago
- USB Full-Speed core written in migen/LiteX☆12Sep 19, 2019Updated 6 years ago
- ☆14Aug 27, 2020Updated 5 years ago
- Tool for graphically viewing FPGA bitstream files and their connection to FASM features.☆17Apr 6, 2022Updated 3 years ago
- SD device emulator from ProjectVault☆18Sep 24, 2019Updated 6 years ago
- An alternative PnR system, or at least an attempt to get it running on Ubuntu 18.04.☆10Aug 31, 2018Updated 7 years ago
- iCE40 floorplan viewer☆24Jun 23, 2018Updated 7 years ago
- Nirah is a project aimed at automatically wrapping verilator C++ models in python in order for high level, extendable control and verific…☆12Mar 6, 2019Updated 6 years ago
- Project 1.1 Simulate a Skywater 130nm standard cell using ngspice☆14Jul 18, 2025Updated 6 months ago
- ☆15Oct 24, 2019Updated 6 years ago
- NetCracker is an FPGA architecture analysis tool for facilitating the investigation of connectivity patterns within as well as in between…☆17Dec 4, 2020Updated 5 years ago
- Verilog based simulation modell for 7 Series PLL☆17May 4, 2020Updated 5 years ago
- Open-source CSI-2 receiver for Xilinx UltraScale parts☆37Jul 10, 2019Updated 6 years ago
- Build Customized FPGA Implementations for Vivado☆355Updated this week
- mantle library☆44Dec 20, 2022Updated 3 years ago
- Benchmarks for Yosys development☆24Feb 17, 2020Updated 6 years ago
- mirror of https://git.elphel.com/Elphel/vdt-plugin☆15Nov 29, 2017Updated 8 years ago
- XC2064 bitstream documentation☆18Sep 24, 2018Updated 7 years ago