EliasVansteenkiste / FPGA-CAD-FrameworkLinks
A Java framework focused on rapid prototyping of new CAD algorithms for FPGA compilation.
☆24Updated 5 years ago
Alternatives and similar repositories for FPGA-CAD-Framework
Users that are interested in FPGA-CAD-Framework are comparing it to the libraries listed below
Sorting:
- Source codes and calibration scripts for clock tree synthesis☆40Updated 5 years ago
- A Tcl-based CAD Tool Framework for Xilinx's Vivado Design Suite☆42Updated 5 years ago
- A Java framework focused on rapid prototyping of new CAD algorithms for FPGA compilation.☆12Updated 10 months ago
- RippleFPGA, A Simultaneous Pack-and-Place Algorithm for UltraScale FPGA☆90Updated 5 years ago
- Builds, flow and designs for the alpha release☆54Updated 5 years ago
- Tatum: A Fast, Flexible Static Timing Analysis (STA) Engine for Digital Circuits☆61Updated last year
- ASTRAN - Automatic Synthesis of Transistor Networks☆61Updated 3 years ago
- IO and Pin Placer for Floorplan-Placement Subflow☆22Updated 4 years ago
- IDEA project source files☆106Updated 7 months ago
- Intel's Analog Detailed Router☆38Updated 5 years ago
- fakeram generator for use by researchers who do not have access to commercial ram generators☆37Updated 2 years ago
- An open source PDK using TIGFET 10nm devices.☆48Updated 2 years ago
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆55Updated 4 years ago
- A library and command-line tool for querying a Verilog netlist.☆27Updated 2 years ago
- BAG framework☆40Updated 10 months ago
- Fine Grain FPGA Overlay Architecture and Tools☆25Updated 3 years ago
- ☆31Updated last year
- Open-source repository for a standard-cell library characterizer using complete open-source tools☆31Updated last month
- ☆24Updated 4 years ago
- An automatic clock gating utility☆48Updated last month
- ☆32Updated 4 years ago
- Qrouter detail router for digital ASIC designs☆57Updated 2 months ago
- ☆54Updated last year
- ☆22Updated 4 years ago
- ☆70Updated this week
- Runtime-First FPGA Interchange Routing Contest @ FPGA’24☆33Updated last week
- ☆18Updated 11 months ago
- TLUT tool flow for parameterised configurations for FPGAs☆16Updated 10 months ago
- UCSD Sizer for leakage/dynamic power recovery, timing recovery☆18Updated 6 years ago
- SKY130 SRAM macros generated by SRAM 22☆16Updated last week