lnis-uofu / FreePDK45-RRAM-AddonLinks
A RRAM addon for the NCSU FreePDK 45nm
☆24Updated 3 years ago
Alternatives and similar repositories for FreePDK45-RRAM-Addon
Users that are interested in FreePDK45-RRAM-Addon are comparing it to the libraries listed below
Sorting:
- sram/rram/mram.. compiler☆43Updated 2 years ago
- Open source process design kit for 28nm open process☆69Updated last year
- SRAM☆22Updated 5 years ago
- TIDENet is an ASIC written in Verilog for Tiny Image Detection at Edge with neural networks (TIDENet) using DNNWeaver 2.0, the Google Sky…☆17Updated 2 years ago
- Open-sourced utilities for initial flow setup, calibration, and other user functions for OpenROAD project☆19Updated 6 years ago
- A free standard cell library for SDDS-NCL circuits☆28Updated 2 years ago
- AMC: Asynchronous Memory Compiler☆51Updated 5 years ago
- An open source PDK using TIGFET 10nm devices.☆54Updated 3 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆76Updated last month
- Approximate arithmetic circuits for FPGAs☆13Updated 5 years ago
- Ratatoskr NoC Simulator☆29Updated 4 years ago
- Minimal SKY130 example with self-checking LVS, DRC, and PEX☆24Updated 4 years ago
- The Verilog source code for DRUM approximate multiplier.☆32Updated 2 years ago
- Accelerating the AES algorithm on an FPGA and comparing the speedup with both AES and Modified AES algorithms☆33Updated 4 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆81Updated 4 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆42Updated 5 years ago
- CNN accelerator☆28Updated 8 years ago
- Intel's Analog Detailed Router☆39Updated 6 years ago
- This repository includes the Resistive Random Access Memory (RRAM) Compiler which is designed in the context of the research project of D…☆76Updated 3 years ago
- ☆28Updated 6 years ago
- This repo shows an implementation of an FPGA from RTL to GDS with open Skywater-130 pdk☆33Updated 4 years ago
- RISC-V Single-Cycle Processor Integrated With a Cache Memory System From RTL To GDS☆11Updated last year
- This is a tutorial on standard digital design flow☆81Updated 4 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 5 years ago
- A configurable SRAM generator☆56Updated 4 months ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆74Updated 6 years ago
- Educational verilog library that supports IEEE754 floating point arithmetic with a parametrizable mantissa and exponent☆30Updated 9 months ago
- Runtime-First FPGA Interchange Routing Contest @ FPGA’24☆34Updated 6 months ago
- ☆33Updated 5 years ago
- ☆19Updated 11 years ago