lnis-uofu / FreePDK45-RRAM-Addon
A RRAM addon for the NCSU FreePDK 45nm
☆20Updated 2 years ago
Related projects ⓘ
Alternatives and complementary repositories for FreePDK45-RRAM-Addon
- sram/rram/mram.. compiler☆29Updated last year
- SRAM☆20Updated 4 years ago
- AMC: Asynchronous Memory Compiler☆46Updated 4 years ago
- A free standard cell library for SDDS-NCL circuits☆24Updated last year
- Open source process design kit for 28nm open process☆45Updated 6 months ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆63Updated 3 years ago
- Ratatoskr NoC Simulator☆21Updated 3 years ago
- This is the FreePDK45 V1.4 Process Development Kit for the 45 nm technology☆18Updated 3 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆24Updated 4 years ago
- ☆22Updated 5 years ago
- The Verilog source code for DRUM approximate multiplier.☆28Updated last year
- ☆26Updated 5 years ago
- Minimal SKY130 example with self-checking LVS, DRC, and PEX☆23Updated 3 years ago
- ☆36Updated 7 months ago
- This repository has a list of collaterals needed for ICC2 workshop. It has a modified version of raven_soc which was taped-out by Efables…☆28Updated 4 years ago
- Open-sourced utilities for initial flow setup, calibration, and other user functions for OpenROAD project☆20Updated 5 years ago
- fakeram generator for use by researchers who do not have access to commercial ram generators☆33Updated last year
- ☆16Updated 2 years ago
- Base on Synopsys platform using VCS,DC,ICC,PT.☆11Updated 3 years ago
- ECE 5745 Tutorial 8: SRAM Generators☆13Updated 2 years ago
- This repository includes the Resistive Random Access Memory (RRAM) Compiler which is designed in the context of the research project of D…☆55Updated 2 years ago
- An open source PDK using TIGFET 10nm devices.☆43Updated last year
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆39Updated 4 years ago
- reference block design for the ASAP7nm library in Cadence Innovus☆32Updated 4 months ago
- The memory model was leveraged from micron.☆19Updated 6 years ago
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆12Updated 9 months ago
- This is a tutorial on standard digital design flow☆73Updated 3 years ago
- ☆39Updated 2 years ago
- IPs for data-plane integration of Hardware Processing Engines (HWPEs) within a PULP system☆18Updated last month
- Runtime-First FPGA Interchange Routing Contest @ FPGA’24☆31Updated 2 weeks ago