lnis-uofu / FreePDK45-RRAM-AddonLinks
A RRAM addon for the NCSU FreePDK 45nm
☆23Updated 3 years ago
Alternatives and similar repositories for FreePDK45-RRAM-Addon
Users that are interested in FreePDK45-RRAM-Addon are comparing it to the libraries listed below
Sorting:
- SRAM☆22Updated 5 years ago
- sram/rram/mram.. compiler☆42Updated 2 years ago
- Open source process design kit for 28nm open process☆61Updated last year
- Open-sourced utilities for initial flow setup, calibration, and other user functions for OpenROAD project☆19Updated 6 years ago
- Accelerating the AES algorithm on an FPGA and comparing the speedup with both AES and Modified AES algorithms☆31Updated 3 years ago
- The Verilog source code for DRUM approximate multiplier.☆31Updated 2 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆78Updated 4 years ago
- An open source PDK using TIGFET 10nm devices.☆51Updated 2 years ago
- Intel's Analog Detailed Router☆39Updated 6 years ago
- ☆27Updated 5 years ago
- AMC: Asynchronous Memory Compiler☆51Updated 5 years ago
- A free standard cell library for SDDS-NCL circuits☆28Updated 2 years ago
- Educational verilog library that supports IEEE754 floating point arithmetic with a parametrizable mantissa and exponent☆29Updated 6 months ago
- ☆43Updated 3 years ago
- This is a tutorial on standard digital design flow☆79Updated 4 years ago
- Minimal SKY130 example with self-checking LVS, DRC, and PEX☆23Updated 4 years ago
- Ratatoskr NoC Simulator☆28Updated 4 years ago
- A configurable SRAM generator☆54Updated last month
- Design of 1024*32 (4kB) SRAM with access time < 2.5ns using OpenRAM☆19Updated 5 years ago
- NoC based MPSoC☆11Updated 11 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 5 years ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆67Updated 5 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆59Updated last year
- TIDENet is an ASIC written in Verilog for Tiny Image Detection at Edge with neural networks (TIDENet) using DNNWeaver 2.0, the Google Sky…☆17Updated 2 years ago
- LAYout with Gridded Objects☆29Updated 5 years ago
- Approximate arithmetic circuits for FPGAs☆12Updated 5 years ago
- SoCGen is a tool that automates SoC design by taking in a JSON description of the system and producing the final GDS-II. SoCGen supports …☆39Updated 4 years ago
- Pipelined FFT/IFFT 64 points processor☆11Updated 11 years ago
- A project on hardware design for convolutional neural network. This neural network is of 2 layers with 400 inputs in the first layer. Thi…☆18Updated 7 years ago
- This repository includes the Resistive Random Access Memory (RRAM) Compiler which is designed in the context of the research project of D…☆69Updated 2 years ago