lnis-uofu / FreePDK45-RRAM-AddonLinks
A RRAM addon for the NCSU FreePDK 45nm
☆23Updated 3 years ago
Alternatives and similar repositories for FreePDK45-RRAM-Addon
Users that are interested in FreePDK45-RRAM-Addon are comparing it to the libraries listed below
Sorting:
- sram/rram/mram.. compiler☆37Updated last year
- SRAM☆22Updated 4 years ago
- Open source process design kit for 28nm open process☆60Updated last year
- AMC: Asynchronous Memory Compiler☆50Updated 5 years ago
- A free standard cell library for SDDS-NCL circuits☆27Updated 2 years ago
- An open source PDK using TIGFET 10nm devices.☆49Updated 2 years ago
- SRAM☆8Updated 4 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆73Updated 4 years ago
- Design of 1024*32 (4kB) SRAM with access time < 2.5ns using OpenRAM☆19Updated 4 years ago
- The Verilog source code for DRUM approximate multiplier.☆31Updated 2 years ago
- Approximate arithmetic circuits for FPGAs☆12Updated 5 years ago
- Minimal SKY130 example with self-checking LVS, DRC, and PEX☆23Updated 4 years ago
- This is a tutorial on standard digital design flow☆78Updated 4 years ago
- ☆41Updated 3 years ago
- Intel's Analog Detailed Router☆39Updated 6 years ago
- A configurable SRAM generator☆53Updated 3 weeks ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆42Updated 2 years ago
- Open Source PHY v2☆29Updated last year
- ☆44Updated 5 years ago
- ☆27Updated 5 years ago
- Ratatoskr NoC Simulator☆27Updated 4 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 5 years ago
- Open-sourced utilities for initial flow setup, calibration, and other user functions for OpenROAD project☆19Updated 5 years ago
- IPs for data-plane integration of Hardware Processing Engines (HWPEs) within a PULP system☆19Updated last week
- SoCGen is a tool that automates SoC design by taking in a JSON description of the system and producing the final GDS-II. SoCGen supports …☆39Updated 4 years ago
- This repo shows an implementation of an FPGA from RTL to GDS with open Skywater-130 pdk☆31Updated 4 years ago
- Workshop on Open-Source EDA Technology (WOSET)☆48Updated 8 months ago
- The PULP RI5CY core modified for Verilator modeling and as a GDB server.☆24Updated 6 years ago
- ☆33Updated 5 years ago
- ☆16Updated 2 years ago