🕒 Static Timing Analysis diagram renderer
☆13Dec 13, 2023Updated 2 years ago
Alternatives and similar repositories for sta
Users that are interested in sta are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Multi-bit Synchronization across Clock Domains☆10May 18, 2018Updated 8 years ago
- This repository is outdated and the related functionality has been migrated to https://github.com/easysoc/easysoc-firrtl☆11Nov 3, 2021Updated 4 years ago
- Generate conversions to/from VHDL types and std_logic_vector. Generate python-based tests.☆12Jul 7, 2026Updated 3 months ago
- PCI Express ® Base Specification Revision 3.0☆13May 23, 2018Updated 8 years ago
- firrtlator is a FIRRTL C++ library☆23Dec 15, 2016Updated 9 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- VHDL package to provide C-like string formatting☆15May 6, 2022Updated 4 years ago
- ☆17Apr 20, 2023Updated 3 years ago
- datasheet generator☆31Sep 10, 2026Updated last month
- Sphinx extension for visual documentation of hardware written in HWT☆12Nov 12, 2025Updated 11 months ago
- netlistDB - Intermediate format for digital hardware representation with graph database API☆31Mar 17, 2021Updated 5 years ago
- ☆16Oct 14, 2026Updated 2 weeks ago
- A web app that tests your typing skills with your own text developed in dart with flutter☆12Mar 12, 2021Updated 5 years ago
- 🔁 elastic circuit toolchain☆33Jul 20, 2026Updated 3 months ago
- OpenVC, an open source VHDL compiler/simulator☆20Oct 7, 2012Updated 14 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- Useful set of library functions for VHDL☆47Nov 24, 2013Updated 12 years ago
- JavaScript action for users to easily install tip/nightly GHDL assets in GitHub Actions workflows☆16Jan 12, 2025Updated last year
- Python library for operations with VCD and other digital wave files☆55May 19, 2026Updated 5 months ago
- A Hardware MD5 Cracker for the Cyclone V SoC☆12Mar 25, 2015Updated 11 years ago
- A simple digital logic simulator☆13Jan 22, 2019Updated 7 years ago
- A WiFi recording sign that automatically lights up when recording in a DAW.☆17Sep 27, 2022Updated 4 years ago
- A wrapper for GHDL to make it look like Mentor's ModelSim. Helpful for use with programs like Sigasi.☆11Jan 21, 2018Updated 8 years ago
- Technology file parser in Rust☆13Apr 6, 2021Updated 5 years ago
- Generator for VHDL regular expression matchers☆15Jan 11, 2021Updated 5 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Tatum: A Fast, Flexible Static Timing Analysis (STA) Engine for Digital Circuits☆65Apr 8, 2026Updated 6 months ago
- Ruby interface to IEEE 1364-2005 Verilog VPI☆15Jun 30, 2011Updated 15 years ago
- hardware library for hwt (= ipcore repo)☆45Oct 17, 2026Updated last week
- D3.js and ELK based schematic visualizer☆123May 13, 2026Updated 5 months ago
- USB 1.1 Device IP Core☆21Oct 1, 2017Updated 9 years ago
- Python scripts that help generating custom Sigasi Project and Libary configuration files☆18Feb 27, 2024Updated 2 years ago
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆19Sep 22, 2026Updated last month
- ☆30Oct 2, 2023Updated 3 years ago
- 🔍 Zoomable Waveform viewer for the Web☆43Nov 3, 2020Updated 5 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- EPWave -- The Free Interactive Browser-Based Wave Viewer☆14Apr 1, 2015Updated 11 years ago
- A Virtual platform using DBT-RISE-RISCV capable of running unmodified FreeRTOS☆15Jan 30, 2024Updated 2 years ago
- ☆20Dec 15, 2022Updated 3 years ago
- Object Notation for Markup Language☆24Oct 9, 2026Updated 3 weeks ago
- IP-XACT XML binding library☆17Jun 23, 2016Updated 10 years ago
- Graphviz dot to Verilog Finite State Machine (FSM) generator written in Python☆15Feb 3, 2021Updated 5 years ago
- Quasar 2.0: Chisel equivalent of SweRV-EL2☆35Apr 13, 2021Updated 5 years ago