drom / staLinks
🕒 Static Timing Analysis diagram renderer
☆13Updated last year
Alternatives and similar repositories for sta
Users that are interested in sta are comparing it to the libraries listed below
Sorting:
- VHDL dependency analyzer☆23Updated 5 years ago
- IP-XACT XML binding library☆16Updated 8 years ago
- Trying to verify Verilog/VHDL designs with formal methods and tools☆41Updated last year
- FuseSoc Verification Automation☆22Updated 2 years ago
- ☆20Updated 5 years ago
- A library and command-line tool for querying a Verilog netlist.☆27Updated 2 years ago
- IP-core package generator for AXI4/Avalon☆22Updated 6 years ago
- Sphinx extension for visual documentation of hardware written in HWT☆11Updated 11 months ago
- Python library for working Standard Delay Format (SDF) Timing Annotation files.☆29Updated 10 months ago
- ☆31Updated last year
- YosysHQ SVA AXI Properties☆39Updated 2 years ago
- Generate symbols from HDL components/modules☆21Updated 2 years ago
- Constrained RAndom Verification Enviroment (CRAVE)☆17Updated last year
- VHDLproc is a VHDL preprocessor☆24Updated 3 years ago
- LLVM based HLS library for HWToolkit (hardware devel. toolkit)☆25Updated last week
- Tests to evaluate the support of VHDL 2008 and VHDL 2019 features☆30Updated 4 months ago
- SystemVerilog Logger☆17Updated 2 years ago
- Python/Simulator integration using procedure calls☆10Updated 5 years ago
- Cross EDA Abstraction and Automation☆38Updated last week
- Digital Circuit rendering engine☆39Updated last year
- This is mainly a simulation library of xilinx primitives that are verilator compatible.☆33Updated 10 months ago
- Import and export IP-XACT XML register models☆34Updated 7 months ago
- Provides automation scripts for building BFMs☆16Updated last month
- An abstract language model of SystemVerilog (incl. Verilog) written in Python.☆9Updated this week
- This repository is no longer maintained. New repository is here(https://github.com/rggen/rggen).☆17Updated 5 years ago
- Python API to Unified Coverage Interoperability Standard (UCIS) Data☆24Updated 3 months ago
- JTAG DPI module for SystemVerilog RTL simulations☆27Updated 9 years ago
- LIS Network-on-Chip Implementation☆29Updated 8 years ago
- Proposal to define an XML-based logging format for outputs from EDA tools and logging libraries.☆14Updated this week
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago