🕒 Static Timing Analysis diagram renderer
☆13Dec 13, 2023Updated 2 years ago
Alternatives and similar repositories for sta
Users that are interested in sta are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Exploration of alternative hardware description languages☆28Mar 9, 2018Updated 8 years ago
- This repository is outdated and the related functionality has been migrated to https://github.com/easysoc/easysoc-firrtl☆11Nov 3, 2021Updated 4 years ago
- ☆16Apr 30, 2021Updated 5 years ago
- firrtlator is a FIRRTL C++ library☆23Dec 15, 2016Updated 9 years ago
- Sphinx extension for visual documentation of hardware written in HWT☆12Nov 12, 2025Updated 10 months ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- datasheet generator☆31Sep 10, 2026Updated last month
- PCI Express ® Base Specification Revision 3.0☆13May 23, 2018Updated 8 years ago
- ☆17Apr 20, 2023Updated 3 years ago
- A web app that tests your typing skills with your own text developed in dart with flutter☆12Mar 12, 2021Updated 5 years ago
- VHDL package to provide C-like string formatting☆15May 6, 2022Updated 4 years ago
- netlistDB - Intermediate format for digital hardware representation with graph database API☆31Mar 17, 2021Updated 5 years ago
- OpenVC, an open source VHDL compiler/simulator☆20Oct 7, 2012Updated 14 years ago
- Useful set of library functions for VHDL☆47Nov 24, 2013Updated 12 years ago
- Technology file parser in Rust☆13Apr 6, 2021Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- autorouter forked from https://www-soc.lip6.fr/git/coriolis.git☆15May 21, 2018Updated 8 years ago
- JavaScript action for users to easily install tip/nightly GHDL assets in GitHub Actions workflows☆16Jan 12, 2025Updated last year
- Python library for operations with VCD and other digital wave files☆55May 19, 2026Updated 4 months ago
- 🔁 elastic circuit toolchain☆33Jul 20, 2026Updated 2 months ago
- Tatum: A Fast, Flexible Static Timing Analysis (STA) Engine for Digital Circuits☆64Apr 8, 2026Updated 6 months ago
- Generator for VHDL regular expression matchers☆15Jan 11, 2021Updated 5 years ago
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆19Sep 22, 2026Updated 2 weeks ago
- A wrapper for GHDL to make it look like Mentor's ModelSim. Helpful for use with programs like Sigasi.☆11Jan 21, 2018Updated 8 years ago
- A WiFi recording sign that automatically lights up when recording in a DAW.☆17Sep 27, 2022Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Ruby interface to IEEE 1364-2005 Verilog VPI☆15Jun 30, 2011Updated 15 years ago
- D3.js and ELK based schematic visualizer☆122May 13, 2026Updated 4 months ago
- A Virtual platform using DBT-RISE-RISCV capable of running unmodified FreeRTOS☆15Jan 30, 2024Updated 2 years ago
- hardware library for hwt (= ipcore repo)☆45Sep 20, 2026Updated 2 weeks ago
- Object Notation for Markup Language☆24Jul 16, 2026Updated 2 months ago
- Python scripts that help generating custom Sigasi Project and Libary configuration files☆18Feb 27, 2024Updated 2 years ago
- 🔍 Zoomable Waveform viewer for the Web☆43Nov 3, 2020Updated 5 years ago
- USB 1.1 Device IP Core☆21Oct 1, 2017Updated 9 years ago
- IP-XACT XML binding library☆17Jun 23, 2016Updated 10 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- ☆20Dec 15, 2022Updated 3 years ago
- Simple parser for extracting VHDL documentation☆75Jul 12, 2024Updated 2 years ago
- ChipTools is a utility to automate FPGA build and verification☆27Oct 22, 2021Updated 4 years ago
- VHDL dependency analyzer☆25Mar 10, 2020Updated 6 years ago
- use pivpi to drive testbench event☆21Jul 21, 2016Updated 10 years ago
- Streaming based VHDL parser.☆86Jul 15, 2024Updated 2 years ago
- A repository with all my custom symbols for KiCad☆25Dec 15, 2025Updated 9 months ago