sifive / ProcKami
Kami based processor implementations and specifications
☆22Updated 4 years ago
Related projects: ⓘ
- Galois RISC-V ISA Formal Tools☆56Updated 8 months ago
- The RiscvSpecKami package provides SiFive's RISC-V processor model. Built using Coq, this processor model can be used for simulation, mod…☆74Updated 4 years ago
- 32-bit RISC-V Emulator☆23Updated 5 years ago
- Kansas Lava☆47Updated 4 years ago
- The Cubicle model checker☆14Updated 6 months ago
- RISC-V instruction set CPUs in HardCaml☆15Updated 7 years ago
- An executable specification of the RISCV ISA in L3.☆41Updated 5 years ago
- Gallina to Bedrock2 compilation toolkit☆49Updated last month
- ☆21Updated 9 years ago
- A Verilog parser for Haskell.☆32Updated 3 years ago
- A RiscV processor implementing the RV32I instruction set written in Clash☆50Updated 6 years ago
- A Haskell to HDL (Verilog/VHDL) Compiler☆23Updated 7 months ago
- Sail version of Arm ISA definition, currently for Armv9.3-A, and with the previous Sail Armv8.5-A model☆70Updated 3 weeks ago
- Build an educational formally verified version of the Nand 2 Tetris course using Coq (and other formal tools).☆54Updated 2 years ago
- Reticle evaluation (PLDI 2021)☆13Updated 3 years ago
- ☆51Updated last week
- Verilog development and verification project for HOL4☆23Updated 3 weeks ago
- Bedrock Bit Vector Library☆27Updated 6 months ago
- Haskell library for hardware description☆98Updated 2 weeks ago
- Inline, type safe X86-64 assembly programming in Agda☆66Updated 5 years ago
- A tutorial on how to write OCaml tactics for the Coq proof assistant☆23Updated 7 years ago
- Intermediate Memory Model (IMM) and compilation correctness proofs for it☆21Updated last month
- Formal specification of RISC-V Instruction Set☆96Updated 4 years ago
- Formal semantics of BSV (Bluespec SystemVerilog), given as a Haskell Program and accompanying document☆18Updated 8 years ago
- A Platform for High-Level Parametric Hardware Specification and its Modular Verification☆141Updated 6 months ago
- Deploying Haskell to Lattice iCE40 using fully open source toolchain☆13Updated 8 years ago
- The goal of the Feldspar project is to define a high-level language that allows description of high-performance digital signal processing…☆45Updated 2 years ago
- Generate interface between Clash and Verilator☆20Updated 5 months ago
- RISC-V Specification in Coq☆12Updated 6 years ago
- Formally verified operator language and rewriting engine for high-performance computing☆22Updated 3 months ago