fgr1986 / rram_multilevel_driver
Architecture for RRAM multilevel programming
☆16Updated 6 years ago
Related projects ⓘ
Alternatives and complementary repositories for rram_multilevel_driver
- ReRAM implementation on CNN☆17Updated 5 years ago
- A simulator for RRAM-based neural processor engine.☆30Updated 6 years ago
- Physical memristor/RRAM/resistive switching device SPICE compact model, that is able to accurately fit both unipolar/bipolar devices sett…☆38Updated 5 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (on-chip training chip focused)☆45Updated 3 years ago
- Models and training scripts for "LSTMs for Keyword Spotting with ReRAM-based Compute-In-Memory Architectures" (ISCAS 2021).☆15Updated 3 years ago
- Benchmark framework of synaptic device technologies for a simple neural network☆27Updated 4 years ago
- Quantized training method for RRAM-based systems.☆12Updated 6 years ago
- Neural Network-Hardware Co-design for Scalable RRAM-based BNN Accelerators☆11Updated 5 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network☆41Updated 4 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆8Updated 3 years ago
- A RRAM addon for the NCSU FreePDK 45nm☆19Updated 2 years ago
- Benchmark framework of 3D integrated CIM accelerators for popular DNN inference, support both monolithic and heterogeneous 3D integration☆21Updated 3 years ago
- This repository includes the Resistive Random Access Memory (RRAM) Compiler which is designed in the context of the research project of D…☆55Updated 2 years ago
- The CyNAPSE Neuromorphic Accelerator: A Digital Spiking neural network accelerator written in fully synthesizable verilog HDL☆30Updated 5 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆21Updated 3 years ago
- A Unified Framework for Training, Mapping and Simulation of ReRAM-Based Convolutional Neural Network Acceleration☆31Updated 2 years ago
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆28Updated 5 years ago
- This is the RTL implementation of Shenjing, a low power neuromorphic computing accelerator☆16Updated 4 years ago
- ☆24Updated 6 months ago
- tinyODIN digital spiking neural network (SNN) processor - HDL source code and documentation.☆38Updated last year
- Single Long Short Term Memory (LSTM) cell : Verilog Implementation☆29Updated 4 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆53Updated 6 months ago
- Benchmark framework of synaptic device technologies for a simple neural network☆20Updated 4 years ago
- ☆13Updated 3 years ago
- ☆23Updated 2 years ago
- tpu-systolic-array-weight-stationary☆18Updated 3 years ago
- Source code for DESTINY, a tool for modeling 2D and 3D caches designed with SRAM, eDRAM, STT-RAM, ReRAM and PCM. This is mirror of follow…☆20Updated 8 years ago
- This work implements a dynamic programming algorithm for performing local sequence alignment. Through parallelism, it can run 136X times …☆21Updated 5 years ago
- This project aims to develop a novel neuromorphic NoC architecture based on RISC-V ISA to support spiking neural network applications, an…☆14Updated 11 months ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆65Updated 3 years ago