paripath / cdfLinks
Simplify VLSI (timing, power, noise, correlation, reliability) modeling and analysis with Characterization Description Format
☆12Updated 5 years ago
Alternatives and similar repositories for cdf
Users that are interested in cdf are comparing it to the libraries listed below
Sorting:
- autorouter forked from https://www-soc.lip6.fr/git/coriolis.git☆15Updated 7 years ago
- Source codes and calibration scripts for clock tree synthesis☆40Updated 5 years ago
- A library and command-line tool for querying a Verilog netlist.☆27Updated 3 years ago
- Collection of test cases for Yosys☆18Updated 3 years ago
- netlistDB - Intermediate format for digital hardware representation with graph database API☆31Updated 4 years ago
- Benchmarks for Yosys development☆24Updated 5 years ago
- LibreSilicon's Standard Cell Library Generator☆18Updated last year
- Welcome to Birds-of-a-Feather: Open-Source-Academic-EDA-Software !☆12Updated 6 years ago
- SRAM☆8Updated 4 years ago
- Designs for Process-Voltage-Temperature (PVT) Sensors with MCU☆22Updated 5 years ago
- Design of 4KB Static RAM 1.8V (access time <2.5ns) using OpenRAM and Sky130 node☆14Updated 4 years ago
- IO and Pin Placer for Floorplan-Placement Subflow☆22Updated 4 years ago
- Parsing library for BLIF netlists☆19Updated 7 months ago
- Programming assignments for Coursera's U of I VLSI CAD: Logic to Layout☆12Updated 11 years ago
- IRSIM switch-level simulator for digital circuits☆34Updated 2 months ago
- Magic VLSI Layout Tool☆21Updated 5 years ago
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆22Updated 5 months ago
- The source code that empowers OpenROAD Cloud☆12Updated 4 years ago
- ☆44Updated 5 years ago
- tools regarding on analog modeling, validation, and generation☆22Updated 2 years ago
- OpenDesign Flow Database☆16Updated 6 years ago
- A basic documentation generator for Verilog, similar to Doxygen.☆11Updated 8 years ago
- ☆33Updated 2 years ago
- ☆10Updated 4 years ago
- Open Source Detailed Placement engine☆11Updated 5 years ago
- RISC-V RV32I CPU written in verilog☆10Updated 4 years ago
- OpenROAD's Chatbot Assistant☆16Updated this week
- Cross EDA Abstraction and Automation☆39Updated 2 weeks ago
- UCSD Sizer for leakage/dynamic power recovery, timing recovery☆18Updated 6 years ago
- Some simple examples for the Magic VLSI physical chip layout tool.☆30Updated 4 years ago