Simplify VLSI (timing, power, noise, correlation, reliability) modeling and analysis with Characterization Description Format
☆13Feb 13, 2020Updated 6 years ago
Alternatives and similar repositories for cdf
Users that are interested in cdf are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 32-bit RISC-V microcontroller☆12Sep 11, 2021Updated 4 years ago
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆38Apr 9, 2026Updated 4 months ago
- ☆30Aug 11, 2020Updated 6 years ago
- A Standalone Structural Verilog Parser☆97Mar 31, 2022Updated 4 years ago
- MIPS R10000 architecture simulator with C++☆11Jun 8, 2023Updated 3 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- GDSII File Parsing, IC Layout Analysis, and Parameter Extraction☆136Apr 23, 2023Updated 3 years ago
- autorouter forked from https://www-soc.lip6.fr/git/coriolis.git☆15May 21, 2018Updated 8 years ago
- Carrier for efabless Caravel chip used for Google/Skywater 130nm shuttle program.☆18Sep 24, 2021Updated 4 years ago
- Simulate ngSpice netlist on Web☆16Oct 20, 2016Updated 9 years ago
- Design of 4KB Static RAM 1.8V (access time <2.5ns) using OpenRAM and Sky130 node☆17Mar 31, 2021Updated 5 years ago
- Cross platform, open source IC layout editor☆16Oct 26, 2025Updated 10 months ago
- Parser and Viewer for Cadence® Library Exchange Format (LEF) and Design Exchange Format (DEF) integrated circuit (IC) description languag…☆17May 31, 2023Updated 3 years ago
- Python Interface to Siemens EDA (ECAD) tools such as Xpedition Designer☆24Oct 13, 2025Updated 10 months ago
- The Repository contains the code of various Digital Circuits☆13Aug 7, 2023Updated 3 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆198May 19, 2025Updated last year
- Combination of Analog Circuit Sizing and DL.☆18Mar 24, 2023Updated 3 years ago
- A simple tool to demonstrate the physical design steps of VLSI Design Flow.☆11Dec 13, 2020Updated 5 years ago
- A GUI to help users visualize the structure of a verilog HDL project☆12Jul 26, 2015Updated 11 years ago
- Graphical user interface for circuit simulation on GNU/Linux using ngspice☆17Sep 24, 2016Updated 9 years ago
- Tiny Tapeout 06☆19Nov 15, 2025Updated 9 months ago
- General purpose task runner☆12Nov 10, 2025Updated 9 months ago
- Free and Open source flutter application to view and keep track of community market items on Steam. Allows user to add his own steam item…☆13Jun 5, 2021Updated 5 years ago
- 1000BASE-X IEEE 802.3-2008 Clause 36 - Physical Coding Sublayer (PCS)☆24Jul 17, 2014Updated 12 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Source code for LEF/DEF☆11Oct 16, 2018Updated 7 years ago
- Python API for getting prices from the Steam market.☆12Dec 6, 2024Updated last year
- Desktop gadget for Windows showing calendar with events from iCalendar feeds☆16Apr 7, 2019Updated 7 years ago
- A repository for Known Good Designs (KGDs). Does not contain any design files with NDA-sensitive information.☆42Jun 10, 2021Updated 5 years ago
- Minimal SKY130 example with self-checking LVS, DRC, and PEX☆25Jan 20, 2021Updated 5 years ago
- EDAV: Open-Source EDA Viewer; render design LEF/DEF files in your browser!☆76Jan 6, 2023Updated 3 years ago
- ☆21Oct 28, 2024Updated last year
- Tutorial, examples and regression tests for Coriolis & Alliance (LIP6)☆17Updated this week
- A LEF/DEF Utility.☆34Aug 15, 2019Updated 7 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- A simple cycle-accurate DaDianNao simulator☆13Mar 27, 2019Updated 7 years ago
- A high performance C++ concurrent hash map based on OpenMP.☆13Nov 2, 2017Updated 8 years ago
- Visual Simulation of Register Transfer Logic☆115Aug 17, 2026Updated 2 weeks ago
- A Fast C++ Header-only Parser for Standard Parasitic Exchange Format (SPEF).☆62Aug 7, 2022Updated 4 years ago
- Tatum: A Fast, Flexible Static Timing Analysis (STA) Engine for Digital Circuits☆64Apr 8, 2026Updated 4 months ago
- ☆14Jul 19, 2024Updated 2 years ago
- This is the XDM netlist converter, used to convert PSPICE and HSPICE netists into Xyce format.☆25Feb 15, 2024Updated 2 years ago