paripath / cdfLinks
Simplify VLSI (timing, power, noise, correlation, reliability) modeling and analysis with Characterization Description Format
☆13Updated 5 years ago
Alternatives and similar repositories for cdf
Users that are interested in cdf are comparing it to the libraries listed below
Sorting:
- Design of 4KB Static RAM 1.8V (access time <2.5ns) using OpenRAM and Sky130 node☆13Updated 4 years ago
- Source codes and calibration scripts for clock tree synthesis☆40Updated 5 years ago
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆25Updated 3 months ago
- A library and command-line tool for querying a Verilog netlist.☆28Updated 3 years ago
- ☆44Updated 5 years ago
- Design of 1024*32 (4kB) SRAM with access time < 2.5ns using OpenRAM☆19Updated 5 years ago
- This is the XDM netlist converter, used to convert PSPICE and HSPICE netists into Xyce format.☆20Updated last year
- Extended and external tests for Verilator testing☆16Updated last month
- Open Source PHY v2☆31Updated last year
- LibreSilicon's Standard Cell Library Generator☆20Updated last week
- Designs for Process-Voltage-Temperature (PVT) Sensors with MCU☆23Updated 5 years ago
- A repository for Known Good Designs (KGDs). Does not contain any design files with NDA-sensitive information.☆36Updated 4 years ago
- A collection of big designs to run post-synthesis simulations with yosys☆49Updated 9 years ago
- ☆18Updated 11 months ago
- Some simple examples for the Magic VLSI physical chip layout tool.☆30Updated 4 years ago
- Intel's Analog Detailed Router☆39Updated 6 years ago
- Benchmarks for Yosys development☆24Updated 5 years ago
- Open-sourced utilities for initial flow setup, calibration, and other user functions for OpenROAD project☆19Updated 6 years ago
- An SRAM IP Uniquely designed with open source tools. Static RAM is a type of random-access memory that uses latching circuitry (flip-flop…☆11Updated 5 years ago
- SKY130 SRAM macros generated by SRAM 22☆16Updated last month
- Open source process design kit for 28nm open process☆64Updated last year
- tools regarding on analog modeling, validation, and generation☆22Updated 2 years ago
- An open source PDK using TIGFET 10nm devices.☆51Updated 2 years ago
- ☆33Updated 5 years ago
- 1000BASE-X IEEE 802.3-2008 Clause 36 - Physical Coding Sublayer (PCS)☆22Updated 11 years ago
- Minimal SKY130 example with self-checking LVS, DRC, and PEX☆23Updated 4 years ago
- ☆93Updated 6 years ago
- A custom C++ routine to identify logic gates in the layout extracted netlist (SPICE) of digital circuits and generate gate-level Verilog …☆31Updated last year
- ☆20Updated 3 years ago
- Examples from the Openlane repository, adapted as Fusesoc cores☆12Updated 4 years ago