paripath / cdfLinks
Simplify VLSI (timing, power, noise, correlation, reliability) modeling and analysis with Characterization Description Format
☆13Updated 5 years ago
Alternatives and similar repositories for cdf
Users that are interested in cdf are comparing it to the libraries listed below
Sorting:
- Design of 4KB Static RAM 1.8V (access time <2.5ns) using OpenRAM and Sky130 node☆13Updated 4 years ago
- SRAM☆8Updated 5 years ago
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆23Updated last month
- Open Source PHY v2☆29Updated last year
- ☆44Updated 5 years ago
- Source codes and calibration scripts for clock tree synthesis☆40Updated 5 years ago
- BAG framework☆41Updated last year
- ☆18Updated 9 months ago
- A library and command-line tool for querying a Verilog netlist.☆27Updated 3 years ago
- Design of 1024*32 (4kB) SRAM with access time < 2.5ns using OpenRAM☆19Updated 4 years ago
- Some simple examples for the Magic VLSI physical chip layout tool.☆30Updated 4 years ago
- A repository for Known Good Designs (KGDs). Does not contain any design files with NDA-sensitive information.☆36Updated 4 years ago
- Extended and external tests for Verilator testing☆16Updated 2 weeks ago
- This is the XDM netlist converter, used to convert PSPICE and HSPICE netists into Xyce format.☆20Updated last year
- cdsAsync: An Asynchronous QDI VLSI Toolset & Schematic Library☆26Updated 3 weeks ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆66Updated 5 months ago
- tools regarding on analog modeling, validation, and generation☆22Updated 2 years ago
- ☆55Updated last year
- Examples from the Openlane repository, adapted as Fusesoc cores☆12Updated 4 years ago
- ☆33Updated 5 years ago
- ☆20Updated 3 years ago
- Automatic generation of real number models from analog circuits☆42Updated last year
- ☆31Updated last year
- A collection of big designs to run post-synthesis simulations with yosys☆50Updated 9 years ago
- Open source process design kit for 28nm open process☆60Updated last year
- Designs for Process-Voltage-Temperature (PVT) Sensors with MCU☆23Updated 5 years ago
- A C++ VLSI circuit schematic and layout database library☆14Updated last year
- Builds, flow and designs for the alpha release☆54Updated 5 years ago
- The test suite for the Xyce Parallel Electronic Simulator☆4Updated 3 weeks ago
- Minimal SKY130 example with self-checking LVS, DRC, and PEX☆23Updated 4 years ago