jefftrull / EDASkel
A skeleton EDA App in C++, featuring design data parsers (using Boost.Spirit), a basic GUI with Qt, a Tcl shell (with non-polling integration with the Qt event loop), a CMake build system, and a testing framework
☆39Updated 4 months ago
Alternatives and similar repositories for EDASkel:
Users that are interested in EDASkel are comparing it to the libraries listed below
- A Fast C++ Header-only Parser for Standard Parasitic Exchange Format (SPEF).☆55Updated 2 years ago
- Parsing library for BLIF netlists☆18Updated 5 months ago
- Tatum: A Fast, Flexible Static Timing Analysis (STA) Engine for Digital Circuits☆56Updated 10 months ago
- EpicSim Project☆69Updated 4 years ago
- A parser for Value Change Dump (VCD) files as specified in the IEEE System Verilog 1800-2012 standard.☆91Updated 3 years ago
- Qrouter detail router for digital ASIC designs☆56Updated 6 months ago
- Source codes and calibration scripts for clock tree synthesis☆40Updated 5 years ago
- ☆43Updated 5 years ago
- Delay Calculation ToolKit☆30Updated 2 years ago
- This library is a low level parser for the GDSII file format.☆34Updated 7 years ago
- Database and Tool Framework for EDA☆112Updated 4 years ago
- A header only C++11 library for functional coverage☆36Updated 2 years ago
- IO and Pin Placer for Floorplan-Placement Subflow☆22Updated 4 years ago
- Embecosm Software Package 1: Example SystemC loosely timed TLM 2.0 models☆16Updated 11 years ago
- An OASIS and GDS2 (chip layout format) binary dump tool for debugging☆40Updated 7 years ago
- Mirror of Synopsys's Liberty parser library☆20Updated 6 years ago
- A simple C++ CMake project to jump-start development of SystemC models and systems☆25Updated 4 months ago
- Framework Open EDA Gui☆64Updated 3 months ago
- A Standalone Structural Verilog Parser☆89Updated 3 years ago
- ☆34Updated 5 years ago
- RippleFPGA, A Simultaneous Pack-and-Place Algorithm for UltraScale FPGA☆90Updated 5 years ago
- Constrained random stimuli generation for C++ and SystemC☆50Updated last year
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆54Updated 4 years ago
- Global Router Built for ICCAD Contest 2019☆30Updated 5 years ago
- netlistDB - Intermediate format for digital hardware representation with graph database API☆30Updated 4 years ago
- A SystemC productivity library: https://minres.github.io/SystemC-Components/☆103Updated this week
- A library and command-line tool for querying a Verilog netlist.☆26Updated 2 years ago
- A set of Python based parsers for multiple file format used in IC chip design, including Verilog, SPICE, lib (Synopsys Liberty).☆31Updated 9 years ago
- A simple dot file / graph generator for Verilog syntax trees.☆21Updated 8 years ago
- RTL design for the AMBA AHB protocol.☆8Updated 4 years ago