Alternatives and similar repositories for EDASkel

Users that are interested in EDASkel are comparing it to the libraries listed below

• verilog-to-routing / tatum
  Tatum: A Fast, Flexible Static Timing Analysis (STA) Engine for Digital Circuits
  ☆63Updated last year
• EDDRSoftware / gdsFileParser
  This library is a low level parser for the GDSII file format.
  ☆35Updated 8 years ago
• klayoutmatthias / dump_oas_gds2
  An OASIS and GDS2 (chip layout format) binary dump tool for debugging
  ☆46Updated 8 years ago
• OpenTimer / Parser-SPEF
  A Fast C++ Header-only Parser for Standard Parasitic Exchange Format (SPEF).
  ☆59Updated 3 years ago
• verilog-to-routing / libblifparse
  Parsing library for BLIF netlists
  ☆19Updated last year
• x-epic / EpicSim
  EpicSim Project
  ☆71Updated 4 years ago
• purdue-onchip / gds2Para
  GDSII File Parsing, IC Layout Analysis, and Parameter Extraction
  ☆129Updated 2 years ago
• RTimothyEdwards / qrouter
  Qrouter detail router for digital ASIC designs
  ☆57Updated 2 months ago
• geochrist / dctk
  Delay Calculation ToolKit
  ☆32Updated 3 years ago
• ben-marshall / verilog-vcd-parser
  A parser for Value Change Dump (VCD) files as specified in the IEEE System Verilog 1800-2012 standard.
  ☆103Updated 3 years ago
• HomerReid / libGDSII
  C++ library and command-line utility for reading GDSII geometry files
  ☆52Updated 5 years ago
• The-OpenROAD-Project / OpenDB
  Database and Tool Framework for EDA
  ☆123Updated 5 years ago
• aolofsson / POSH
  ☆44Updated 6 years ago
• cuhk-eda / ripple-fpga
  RippleFPGA, A Simultaneous Pack-and-Place Algorithm for UltraScale FPGA
  ☆91Updated 5 years ago
• The-OpenROAD-Project / TritonCTS
  Source codes and calibration scripts for clock tree synthesis
  ☆40Updated 5 years ago
• clin99 / awesome-eda
  ☆95Updated 6 years ago
• HardwareIR / netlistDB
  netlistDB - Intermediate format for digital hardware representation with graph database API
  ☆32Updated 4 years ago
• kactus2 / kactus2dev
  Kactus2 is a graphical EDA tool based on the IP-XACT standard.
  ☆242Updated last week
• verilog-to-routing / libsdcparse
  ☆12Updated 2 weeks ago
• skuep / GDS3D
  Fork from https://sourceforge.net/projects/gds3d
  ☆68Updated last year
• The-OpenROAD-Project-Attic / FastRoute
  LEF/DEF-based port of Iowa State's open-source FastRoute 4.1
  ☆59Updated 5 years ago
• cibyr / lefdef
  Library Exchange Format (LEF) and Design Exchange Format (DEF)
  ☆24Updated 5 years ago
• RTimothyEdwards / netgen
  Netgen complete LVS tool for comparing SPICE or verilog netlists
  ☆127Updated 2 weeks ago
• jameshanlon / netlist-paths
  A library and command-line tool for querying a Verilog netlist.
  ☆29Updated 3 years ago
• scale-lab / OpenPhySyn
  EDA physical synthesis optimization kit
  ☆64Updated 2 years ago
• The-OpenROAD-Project-Attic / ioPlacer
  IO and Pin Placer for Floorplan-Placement Subflow
  ☆23Updated 5 years ago
• aolofsson / IDEA
  ☆33Updated 6 years ago
• mgraczyk / coursera-vlsicad
  Programming assignments for Coursera's U of I VLSI CAD: Logic to Layout
  ☆14Updated 11 years ago
• Minres / SystemC-Quickstart
  A simple C++ CMake project to jump-start development of SystemC models and systems
  ☆30Updated last year
• The-OpenROAD-Project / TritonRoute
  UCSD Detailed Router
  ☆94Updated 5 years ago