Alternatives and similar repositories for EDASkel:

Users that are interested in EDASkel are comparing it to the libraries listed below

• verilog-to-routing / tatum
  Tatum: A Fast, Flexible Static Timing Analysis (STA) Engine for Digital Circuits
  ☆56Updated 10 months ago
• OpenTimer / Parser-SPEF
  A Fast C++ Header-only Parser for Standard Parasitic Exchange Format (SPEF).
  ☆55Updated 2 years ago
• EDDRSoftware / gdsFileParser
  This library is a low level parser for the GDSII file format.
  ☆34Updated 7 years ago
• RTimothyEdwards / qrouter
  Qrouter detail router for digital ASIC designs
  ☆56Updated 6 months ago
• x-epic / EpicSim
  EpicSim Project
  ☆69Updated 4 years ago
• klayoutmatthias / dump_oas_gds2
  An OASIS and GDS2 (chip layout format) binary dump tool for debugging
  ☆40Updated 7 years ago
• aolofsson / POSH
  ☆43Updated 5 years ago
• The-OpenROAD-Project / OpenDB
  Database and Tool Framework for EDA
  ☆112Updated 4 years ago
• geochrist / dctk
  Delay Calculation ToolKit
  ☆30Updated 2 years ago
• The-OpenROAD-Project-Attic / ioPlacer
  IO and Pin Placer for Floorplan-Placement Subflow
  ☆22Updated 4 years ago
• ben-marshall / verilog-vcd-parser
  A parser for Value Change Dump (VCD) files as specified in the IEEE System Verilog 1800-2012 standard.
  ☆91Updated 3 years ago
• The-OpenROAD-Project / TritonCTS
  Source codes and calibration scripts for clock tree synthesis
  ☆40Updated 5 years ago
• OpenTimer / Parser-Verilog
  A Standalone Structural Verilog Parser
  ☆89Updated 3 years ago
• verilog-to-routing / libblifparse
  Parsing library for BLIF netlists
  ☆18Updated 5 months ago
• aolofsson / IDEA
  ☆34Updated 5 years ago
• The-OpenROAD-Project-Attic / FastRoute
  LEF/DEF-based port of Iowa State's open-source FastRoute 4.1
  ☆54Updated 4 years ago
• Minres / SystemC-Quickstart
  A simple C++ CMake project to jump-start development of SystemC models and systems
  ☆25Updated 4 months ago
• The-OpenROAD-Project / DAC-2020-Tutorial
  Material for OpenROAD Tutorial at DAC 2020
  ☆47Updated 2 years ago
• scale-lab / OpenPhySyn
  EDA physical synthesis optimization kit
  ☆51Updated last year
• purdue-onchip / gds2Para
  GDSII File Parsing, IC Layout Analysis, and Parameter Extraction
  ☆117Updated last year
• chipsalliance / UHDM-integration-tests
  ☆31Updated last year
• cuhk-eda / ripple-fpga
  RippleFPGA, A Simultaneous Pack-and-Place Algorithm for UltraScale FPGA
  ☆90Updated 5 years ago
• parallaxsw / OpenSTA
  ☆63Updated this week
• The-OpenROAD-Project / TritonRoute
  UCSD Detailed Router
  ☆84Updated 4 years ago
• jinwookjungs / lefdef_util
  A LEF/DEF Utility.
  ☆27Updated 5 years ago
• os-fpga / FOEDAG
  Framework Open EDA Gui
  ☆64Updated 3 months ago
• skuep / GDS3D
  Fork from https://sourceforge.net/projects/gds3d
  ☆68Updated 9 months ago
• HomerReid / libGDSII
  C++ library and command-line utility for reading GDSII geometry files
  ☆45Updated 4 years ago
• chipsalliance / f4pga-sdf-timing
  Python library for working Standard Delay Format (SDF) Timing Annotation files.
  ☆28Updated 8 months ago
• liyanqing1987 / libertyParser
  liberty parser (For parsing IC timing lib file)
  ☆53Updated last year