jefftrull / EDASkelLinks
A skeleton EDA App in C++, featuring design data parsers (using Boost.Spirit), a basic GUI with Qt, a Tcl shell (with non-polling integration with the Qt event loop), a CMake build system, and a testing framework
☆38Updated last year
Alternatives and similar repositories for EDASkel
Users that are interested in EDASkel are comparing it to the libraries listed below
Sorting:
- Tatum: A Fast, Flexible Static Timing Analysis (STA) Engine for Digital Circuits☆62Updated last year
- This library is a low level parser for the GDSII file format.☆35Updated 8 years ago
- An OASIS and GDS2 (chip layout format) binary dump tool for debugging☆45Updated 8 years ago
- Delay Calculation ToolKit☆32Updated 3 years ago
- Database and Tool Framework for EDA☆122Updated 4 years ago
- EpicSim Project☆71Updated 4 years ago
- A Fast C++ Header-only Parser for Standard Parasitic Exchange Format (SPEF).☆59Updated 3 years ago
- IO and Pin Placer for Floorplan-Placement Subflow☆23Updated 5 years ago
- GDSII File Parsing, IC Layout Analysis, and Parameter Extraction☆128Updated 2 years ago
- UCSD Detailed Router☆94Updated 5 years ago
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆59Updated 5 years ago
- A parser for Value Change Dump (VCD) files as specified in the IEEE System Verilog 1800-2012 standard.☆103Updated 3 years ago
- Qrouter detail router for digital ASIC designs☆57Updated last month
- Parsing library for BLIF netlists☆19Updated last year
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆189Updated 7 months ago
- C++ library and command-line utility for reading GDSII geometry files☆51Updated 5 years ago
- A simple C++ CMake project to jump-start development of SystemC models and systems☆30Updated last year
- Fork from https://sourceforge.net/projects/gds3d☆68Updated last year
- Welcome to Birds-of-a-Feather: Open-Source-Academic-EDA-Software !☆13Updated 6 years ago
- EDA physical synthesis optimization kit☆64Updated 2 years ago
- Source codes and calibration scripts for clock tree synthesis☆40Updated 5 years ago
- Annealing-based PCB placement tool☆39Updated 5 years ago
- RippleFPGA, A Simultaneous Pack-and-Place Algorithm for UltraScale FPGA☆90Updated 5 years ago
- ☆44Updated 5 years ago
- A High-performance Timing Analysis Tool for VLSI Systems☆682Updated last week
- A Standalone Structural Verilog Parser☆99Updated 3 years ago
- GDS3D is an application that can interpret so called IC layouts and render them in 3D. The program accepts standard GDSII files as input …☆241Updated last year
- Macro placement tool for OpenROAD flow☆24Updated 5 years ago
- ☆15Updated 4 years ago
- netlistDB - Intermediate format for digital hardware representation with graph database API☆32Updated 4 years ago