haojunliu / OpenFPGALinks
OpenFPGA
☆34Updated 7 years ago
Alternatives and similar repositories for OpenFPGA
Users that are interested in OpenFPGA are comparing it to the libraries listed below
Sorting:
- Open Processor Architecture☆26Updated 9 years ago
- Yosys Plugins☆21Updated 5 years ago
- Multiply-Accumulate and Rectified-Linear Accelerator for Neural Networks☆89Updated 6 years ago
- Xilinx Unisim Library in Verilog☆78Updated 4 years ago
- Open source fpga project leveraging vtr CAD flow.☆26Updated 2 years ago
- A padring generator for ASICs☆25Updated 2 years ago
- SoftCPU/SoC engine-V☆54Updated 3 months ago
- Implementation of RISC-V RV32IM. Simple in-order 3-stage pipeline. Low resources (e.g., FPGA softcore).☆34Updated 9 years ago
- Verilog FPGA Parts Library. Old Octavo soft-CPU project.☆74Updated 6 years ago
- Featherweight RISC-V implementation☆52Updated 3 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆65Updated last week
- ☆63Updated 6 years ago
- This is mainly a simulation library of xilinx primitives that are verilator compatible.☆33Updated 11 months ago
- ☆37Updated 3 years ago
- Python interface to FPGA interchange format☆41Updated 2 years ago
- ☆22Updated 2 months ago
- Parallel Array of Simple Cores. Multicore processor.☆100Updated 6 years ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆51Updated last year
- Bitstream relocation and manipulation tool.☆47Updated 2 years ago
- ☆33Updated 2 years ago
- Z-scale Microarchitectural Implementation of RV32 ISA☆55Updated 8 years ago
- Demo SoC for SiliconCompiler.☆59Updated last month
- A collection of big designs to run post-synthesis simulations with yosys☆49Updated 9 years ago
- A 32-bit RISC-V processor for mriscv project☆58Updated 7 years ago
- A Verilog Synthesis Regression Test☆37Updated last year
- Small SERV-based SoC primarily for OpenMPW tapeout☆44Updated last month
- Yet Another RISC-V Implementation☆94Updated 9 months ago
- PicoRV☆44Updated 5 years ago
- SoC based on SERV, Olof Kindgren's bit-serial RISC-V processor. Provides Execute in Place (XiP) from Flash.☆31Updated 4 years ago
- Mutation Cover with Yosys (MCY)☆85Updated this week