OpenFPGA
☆34Mar 12, 2018Updated 8 years ago
Alternatives and similar repositories for OpenFPGA
Users that are interested in OpenFPGA are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 64-bit MISC Architecture CPU☆13Dec 13, 2016Updated 9 years ago
- Nirah is a project aimed at automatically wrapping verilator C++ models in python in order for high level, extendable control and verific…☆12Mar 6, 2019Updated 7 years ago
- FPGA Portable Music Generator☆11Aug 1, 2018Updated 8 years ago
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago
- a small simple slow serial FPGA core☆16Mar 11, 2021Updated 5 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Open source fpga project leveraging vtr CAD flow.☆26Mar 4, 2023Updated 3 years ago
- Dual MikroBUS board for Upduino 2 FPGA☆18May 24, 2018Updated 8 years ago
- SwapForth J1a processor for Icestudio☆12Aug 28, 2020Updated 5 years ago
- Device description files (architecture, timing, configuration bitstream, and general documentation) for EOS S3 MCU+eFPGA SoC☆27Sep 1, 2021Updated 4 years ago
- FPGA Development toolset☆20Jun 15, 2017Updated 9 years ago
- LLVM based HLS library for HWToolkit (hardware devel. toolkit)☆29Jul 24, 2026Updated 3 weeks ago
- Standard HyperRAM core for ECP5 written in Litex/Migen☆14Dec 6, 2019Updated 6 years ago
- IP cores for the FPGA Libre project☆12Aug 7, 2017Updated 9 years ago
- ☆14Feb 28, 2023Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- The PE for the second generation CGRA (garnet).☆18Feb 22, 2026Updated 5 months ago
- Provides automation scripts for building BFMs☆16Apr 19, 2025Updated last year
- A header only C++11 library for functional coverage☆35Oct 5, 2022Updated 3 years ago
- RISCV SoftCPU Contest 2018☆14Nov 17, 2018Updated 7 years ago
- A repo of basic Verilog/SystemVerilog modules useful in other circuits.☆21Nov 18, 2017Updated 8 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38May 7, 2024Updated 2 years ago
- libCircuit is a C++ Library for EDA software development☆18Sep 27, 2018Updated 7 years ago
- Fast PnR toolchain for CGRA☆18Jul 26, 2024Updated 2 years ago
- Blinking Led Project☆10Aug 29, 2023Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Automated Git mirror of Gaisler's GRLIB/Leon3 releases☆21Jul 4, 2026Updated last month
- Icestorm, Arachne-pnr and Yosys pre-built binaries: GNU/Linux(+ARM), Windows and Mac OS☆40May 9, 2022Updated 4 years ago
- Example projects for Quokka FPGA toolkit☆37Mar 4, 2026Updated 5 months ago
- Xilinx Unisim Library in Verilog☆93Jul 22, 2020Updated 6 years ago
- RISC-V System on Chip Builder☆12Sep 27, 2020Updated 5 years ago
- As a salute to the guy who inspired me to become EE engineer. This is the RTL version of his homebrew CPU core (KC-LS1u)☆17Oct 23, 2025Updated 9 months ago
- This project has files needed to design and characterise flipflop☆21Jun 3, 2019Updated 7 years ago
- Icestudio collection for standard Input-Output in different devices☆15Jun 28, 2024Updated 2 years ago
- Free open source EDA tools☆66Oct 1, 2019Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆86Mar 5, 2024Updated 2 years ago
- FPGA config visualized. demo:☆20Mar 17, 2020Updated 6 years ago
- servo motor control with FPGA☆10Nov 14, 2015Updated 10 years ago
- KISCV, a KISS principle riscv32i CPU☆28Jan 11, 2025Updated last year
- An logic gate computer made of 74 gates☆19Jul 8, 2020Updated 6 years ago
- A VHDL frontend for Yosys☆104Feb 27, 2017Updated 9 years ago
- A bit-serial CPU☆20Sep 29, 2019Updated 6 years ago