haojunliu / OpenFPGALinks
OpenFPGA
☆34Updated 7 years ago
Alternatives and similar repositories for OpenFPGA
Users that are interested in OpenFPGA are comparing it to the libraries listed below
Sorting:
- Open source fpga project leveraging vtr CAD flow.☆26Updated 2 years ago
- Open Processor Architecture☆26Updated 9 years ago
- Xilinx Unisim Library in Verilog☆85Updated 5 years ago
- Verilog FPGA Parts Library. Old Octavo soft-CPU project.☆75Updated 6 years ago
- Yosys Plugins☆22Updated 6 years ago
- Multiply-Accumulate and Rectified-Linear Accelerator for Neural Networks☆91Updated 6 years ago
- SoftCPU/SoC engine-V☆54Updated 6 months ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆67Updated 2 weeks ago
- Featherweight RISC-V implementation☆53Updated 3 years ago
- A utility for Composing FPGA designs from Peripherals☆184Updated 9 months ago
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆69Updated 3 years ago
- Demo SoC for SiliconCompiler.☆61Updated last week
- This is mainly a simulation library of xilinx primitives that are verilator compatible.☆33Updated last year
- mantle library☆44Updated 2 years ago
- ☆64Updated 6 years ago
- PicoRV☆44Updated 5 years ago
- A bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems☆43Updated 2 years ago
- Benchmarks for Yosys development☆24Updated 5 years ago
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- A Verilog Synthesis Regression Test☆37Updated last year
- Parallel Array of Simple Cores. Multicore processor.☆99Updated 6 years ago
- A quick reference/ cheatsheet for the ARM AMBA Advanced eXtensible Interface (AXI)☆29Updated 6 years ago
- Mutation Cover with Yosys (MCY)☆87Updated last month
- Python interface to FPGA interchange format☆41Updated 2 years ago
- A collection of big designs to run post-synthesis simulations with yosys☆50Updated 9 years ago
- A single-wire bi-directional chip-to-chip interface for FPGAs☆123Updated 9 years ago
- FPGA optimized RISC-V (RV32IM) implemenation☆34Updated 4 years ago
- ☆23Updated 4 months ago
- An Open Source configuration of the Arty platform☆132Updated last year
- Open-source CSI-2 receiver for Xilinx UltraScale parts☆37Updated 6 years ago