haojunliu / OpenFPGALinks
OpenFPGA
☆33Updated 7 years ago
Alternatives and similar repositories for OpenFPGA
Users that are interested in OpenFPGA are comparing it to the libraries listed below
Sorting:
- Open Processor Architecture☆26Updated 9 years ago
- Xilinx Unisim Library in Verilog☆86Updated 5 years ago
- Verilog FPGA Parts Library. Old Octavo soft-CPU project.☆75Updated 6 years ago
- Multiply-Accumulate and Rectified-Linear Accelerator for Neural Networks☆90Updated 6 years ago
- Yosys Plugins☆22Updated 6 years ago
- Open source fpga project leveraging vtr CAD flow.☆26Updated 2 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆67Updated last month
- Demo SoC for SiliconCompiler.☆61Updated 2 weeks ago
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆69Updated 3 years ago
- Open-source CSI-2 receiver for Xilinx UltraScale parts☆37Updated 6 years ago
- This is mainly a simulation library of xilinx primitives that are verilator compatible.☆33Updated last year
- A padring generator for ASICs☆25Updated 2 years ago
- PicoRV☆43Updated 5 years ago
- SoftCPU/SoC engine-V☆55Updated 7 months ago
- Featherweight RISC-V implementation☆53Updated 3 years ago
- A utility for Composing FPGA designs from Peripherals☆185Updated 10 months ago
- Parallel Array of Simple Cores. Multicore processor.☆99Updated 6 years ago
- A RocketChip rv64imac blinky for yosys/nextpnr/trellis & the Lattice ECP5 fpga☆26Updated 6 years ago
- Python interface to FPGA interchange format☆41Updated 3 years ago
- A quick reference/ cheatsheet for the ARM AMBA Advanced eXtensible Interface (AXI)☆29Updated 6 years ago
- Mutation Cover with Yosys (MCY)☆88Updated last week
- Benchmarks for Yosys development