The ANUBIS benchmark suite for Incremental Synthesis
☆12Dec 15, 2020Updated 5 years ago
Alternatives and similar repositories for anubis
Users that are interested in anubis are comparing it to the libraries listed below
Sorting:
- Public repository of the UCSC CMPE220 class project☆10Oct 8, 2017Updated 8 years ago
- Fluid Pipelines☆11May 4, 2018Updated 7 years ago
- ELVE : ELVE Logic Visualization Engine☆11Jul 2, 2017Updated 8 years ago
- DATC Robust Design Flow.☆35Jan 21, 2020Updated 6 years ago
- Provides a packaged collection of open source EDA tools☆12Apr 14, 2019Updated 6 years ago
- RISC-V BSV Specification☆23Jan 18, 2020Updated 6 years ago
- Qute: a dependency learning QBF solver.☆15Dec 19, 2025Updated 2 months ago
- Java library for parsing and manipulating graph representations of gate-level Verilog netlists☆15Jan 9, 2017Updated 9 years ago
- Fast PnR toolchain for CGRA☆18Jul 26, 2024Updated last year
- Cross platform Instant Outbidding Bot, Instant Outbidder Bot is designed to outbid all real-time bids within a second by percentage incre…☆100Jan 17, 2023Updated 3 years ago
- The PE for the second generation CGRA (garnet).☆18Feb 22, 2026Updated last week
- ☆16May 11, 2018Updated 7 years ago
- OpenDesign Flow Database☆17Oct 31, 2018Updated 7 years ago
- Formal semantics of BSV (Bluespec SystemVerilog), given as a Haskell Program and accompanying document☆18Jul 17, 2016Updated 9 years ago
- Routing Visualization for Physical Design☆20Dec 24, 2018Updated 7 years ago
- ☆20Oct 27, 2022Updated 3 years ago
- Libre Silicon Compiler☆22Apr 13, 2021Updated 4 years ago
- LLVM based HLS library for HWToolkit (hardware devel. toolkit)☆27Jan 21, 2026Updated last month
- RTLCheck☆25Oct 9, 2018Updated 7 years ago
- A synthesis-enabled solver for relational logic☆29Apr 30, 2018Updated 7 years ago
- A Just-In-Time Compiler for Verilog from VMware Research☆24Dec 14, 2020Updated 5 years ago
- InfiniTAM on FPGA☆26Jul 11, 2019Updated 6 years ago
- ILA Model Database☆24Sep 27, 2020Updated 5 years ago
- Verilog development and verification project for HOL4☆28Apr 25, 2025Updated 10 months ago
- Selected problems and their solutions from the book on "Machine Intelligence in Design Automation"☆27Dec 9, 2018Updated 7 years ago
- EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog☆31Jan 17, 2020Updated 6 years ago
- A LEF/DEF Utility.☆34Aug 15, 2019Updated 6 years ago
- Rsyn – An Extensible Physical Synthesis Framework☆137Jul 20, 2024Updated last year
- Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation☆233Feb 27, 2026Updated last week
- ☆10Sep 7, 2023Updated 2 years ago
- mantle library☆44Dec 20, 2022Updated 3 years ago
- ☆10Feb 3, 2026Updated last month
- Random Generator of Btor2 Files☆10Sep 2, 2023Updated 2 years ago
- xDEVS: A cross-platform Discrete EVent System simulator☆14Nov 14, 2025Updated 3 months ago
- Incremental Timing-Driven Placement, problem C of ICCAD contest 2015☆15Sep 28, 2017Updated 8 years ago
- A copy of the latest version of MVSIS☆12Apr 18, 2021Updated 4 years ago
- ☆44Jan 26, 2020Updated 6 years ago
- A linearizability checker for concurrent data structures☆12Aug 3, 2023Updated 2 years ago
- Translate a subset of C to Verilog☆12May 8, 2019Updated 6 years ago