The ANUBIS benchmark suite for Incremental Synthesis
☆12Dec 15, 2020Updated 5 years ago
Alternatives and similar repositories for anubis
Users that are interested in anubis are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Public repository of the UCSC CMPE220 class project☆10Oct 8, 2017Updated 8 years ago
- Fluid Pipelines☆11May 4, 2018Updated 7 years ago
- DATC Robust Design Flow.☆35Jan 21, 2020Updated 6 years ago
- ELVE : ELVE Logic Visualization Engine☆11Jul 2, 2017Updated 8 years ago
- ☆20Oct 27, 2022Updated 3 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click and start building anything your business needs.
- ESESC: A Fast Multicore Simulator☆140Nov 5, 2025Updated 4 months ago
- Rsyn – An Extensible Physical Synthesis Framework☆138Jul 20, 2024Updated last year
- Selected problems and their solutions from the book on "Machine Intelligence in Design Automation"☆27Dec 9, 2018Updated 7 years ago
- Provides a packaged collection of open source EDA tools☆12Apr 14, 2019Updated 6 years ago
- SpecLLM: Exploring Generation and Review of VLSI Design Specification with Large Language Model☆16Jan 29, 2024Updated 2 years ago
- Qute: a dependency learning QBF solver.☆15Mar 11, 2026Updated 2 weeks ago
- ☆10Sep 7, 2023Updated 2 years ago
- RISC-V BSV Specification☆23Jan 18, 2020Updated 6 years ago
- GDSII file format links☆14May 4, 2020Updated 5 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- The PE for the second generation CGRA (garnet).☆18Feb 22, 2026Updated last month
- Optimization results for superconducting electronic (SCE) circuits☆18Dec 5, 2023Updated 2 years ago
- Java library for parsing and manipulating graph representations of gate-level Verilog netlists☆15Jan 9, 2017Updated 9 years ago
- Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation☆233Updated this week
- A Just-In-Time Compiler for Verilog from VMware Research☆24Dec 14, 2020Updated 5 years ago
- ☆16May 11, 2018Updated 7 years ago
- PANDA: Architecture-Level Power Evaluation by Unifying Analytical and Machine Learning Solutions☆18Dec 18, 2023Updated 2 years ago
- A circuit-element level explainer to explain machine learning model's prediction on chip layouts.☆18Oct 30, 2023Updated 2 years ago
- ☆10Dec 11, 2022Updated 3 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- Formal semantics of BSV (Bluespec SystemVerilog), given as a Haskell Program and accompanying document☆18Jul 17, 2016Updated 9 years ago
- UnOfficial Gradio Repo for ICML 2024 paper "Executable Code Actions Elicit Better LLM Agents" by Xingyao Wang, Yangyi Chen, Lifan Yuan, Y…☆16Sep 30, 2024Updated last year
- GOMIL: Global Optimization of Multiplier by Integer Linear Programming☆13Aug 25, 2021Updated 4 years ago
- A synthesis-enabled solver for relational logic☆29Apr 30, 2018Updated 7 years ago
- Fast PnR toolchain for CGRA☆18Jul 26, 2024Updated last year
- RTLCheck☆25Oct 9, 2018Updated 7 years ago
- ☆18May 1, 2024Updated last year
- Libre Silicon Compiler☆22Apr 13, 2021Updated 4 years ago
- Facilitates building open source tools for working with hardware description languages (HDLs)☆67Dec 4, 2019Updated 6 years ago
- NordVPN Threat Protection Pro™ • AdTake your cybersecurity to the next level. Block phishing, malware, trackers, and ads. Lightweight app that works with all browsers.
- Variants of the Kaczmarz algorithm for solving linear systems in Python.☆13Sep 4, 2025Updated 6 months ago
- Routing Visualization for Physical Design☆20Dec 24, 2018Updated 7 years ago
- OpenDesign Flow Database☆17Oct 31, 2018Updated 7 years ago
- Just add the link the input field and click submit. It will give you direct link☆14Aug 30, 2023Updated 2 years ago
- CDCL SAT solver written in Rust. Work in progress. The basics are working, but there are lots of changes ahead, including API and CLI bre…☆10May 19, 2022Updated 3 years ago
- LLVM based HLS library for HWToolkit (hardware devel. toolkit)☆28Jan 21, 2026Updated 2 months ago
- EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog☆31Jan 17, 2020Updated 6 years ago