masc-ucsc / anubis
The ANUBIS benchmark suite for Incremental Synthesis
☆12Updated 4 years ago
Alternatives and similar repositories for anubis:
Users that are interested in anubis are comparing it to the libraries listed below
- DATC Robust Design Flow.☆37Updated 5 years ago
- OpenDesign Flow Database☆16Updated 6 years ago
- Incremental Timing-Driven Placement, problem C of ICCAD contest 2015☆13Updated 7 years ago
- EDA wiki☆51Updated last year
- ALSRAC: Approximate Logic Synthesis by Resubstitution with Approximate Care Set☆19Updated last month
- QuteRTL: A RTL Front-End Towards Intelligent Synthesis and Verification☆14Updated 8 years ago
- ☆69Updated 2 months ago
- SMT-based Simultaneous Place-&-Route for Standard Cell Synthesis for PROBE 2.0☆16Updated 4 years ago
- ☆15Updated 6 years ago
- Power grid analysis☆19Updated 4 years ago
- EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog☆25Updated 5 years ago
- An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization☆29Updated last year
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆41Updated 5 months ago
- Collection of digital hardware modules & projects (benchmarks)☆41Updated 3 months ago
- ☆14Updated 2 years ago
- EDA physical synthesis optimization kit☆50Updated last year
- Routing Visualization for Physical Design☆18Updated 6 years ago
- ☆25Updated 9 months ago
- ☆23Updated 2 years ago
- OpenPiton Design Benchmark☆24Updated last year
- Workshop on Open-Source EDA Technology (WOSET)☆48Updated 3 months ago
- ☆15Updated 4 years ago
- DATC RDF☆49Updated 4 years ago
- C++ header-only exact synthesis library☆15Updated 2 years ago
- A LEF/DEF Utility.☆27Updated 5 years ago
- ☆21Updated last year
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆53Updated 4 years ago
- ☆49Updated 4 months ago
- Macro placement tool for OpenROAD flow☆23Updated 4 years ago
- Gate-level timing estimation toolkit☆20Updated 2 years ago