lrakai / gate-sizingLinks
Optimal gate sizing of digital circuits using geometric programming
☆11Updated 9 years ago
Alternatives and similar repositories for gate-sizing
Users that are interested in gate-sizing are comparing it to the libraries listed below
Sorting:
- DATC Robust Design Flow.☆36Updated 5 years ago
- DATC RDF☆50Updated 5 years ago
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆58Updated 5 years ago
- ☆74Updated 2 months ago
- Collection of digital hardware modules & projects (benchmarks)☆59Updated last month
- Global Router Built for ICCAD Contest 2019☆33Updated 5 years ago
- GPU-based logic synthesis tool☆90Updated 3 weeks ago
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆55Updated 7 months ago
- ☆31Updated 4 years ago
- ALSRAC: Approximate Logic Synthesis by Resubstitution with Approximate Care Set☆19Updated 8 months ago
- ☆31Updated 3 years ago
- Routing Visualization for Physical Design☆19Updated 6 years ago
- SMT-based-STDCELL-Layout-Generator☆18Updated 3 years ago
- A logic synthesis tool☆78Updated last month
- Awesome machine learning for logic synthesis☆29Updated 2 years ago
- EDA physical synthesis optimization kit☆60Updated last year
- UCSD Detailed Router☆90Updated 4 years ago
- IDEA project source files☆108Updated 2 weeks ago
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆137Updated 2 years ago
- ☆17Updated 4 years ago
- ☆24Updated last year
- EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog☆28Updated 5 years ago
- GNN-RE datasets for circuit recognition☆52Updated 2 years ago
- VLSI EDA Global Router☆75Updated 7 years ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆137Updated 2 years ago
- Delay Calculation ToolKit☆32Updated 3 years ago
- ☆29Updated 3 years ago
- ☆15Updated 2 years ago
- ☆25Updated 4 years ago
- Rsyn – An Extensible Physical Synthesis Framework☆129Updated last year