Optimal gate sizing of digital circuits using geometric programming
☆11Aug 18, 2016Updated 10 years ago
Alternatives and similar repositories for gate-sizing
Users that are interested in gate-sizing are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Gate-level timing estimation toolkit☆25Apr 11, 2022Updated 4 years ago
- Delay Calculation ToolKit☆32Aug 7, 2022Updated 4 years ago
- Benchmarks for Approximate Circuit Synthesis☆17Aug 2, 2020Updated 6 years ago
- This repository contains a detailed description of how to generate parameterized cells using GDSFactory-based layout automation tool GLay…☆13Oct 14, 2024Updated 2 years ago
- Implementation of Our ISPD'19 Paper: Graceful Register Clustering by Effective Mean Shift Algorithm for Power and Timing Balancing☆13Feb 16, 2026Updated 8 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- discrete gate sizing☆14Nov 23, 2020Updated 5 years ago
- Code for "Understanding Metastability in SAR ADCs: Part II: Asynchronous"☆14Apr 19, 2022Updated 4 years ago
- Python Verilog-AMS Parser☆12Oct 13, 2015Updated 11 years ago
- An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization☆33Nov 13, 2023Updated 2 years ago
- ALSRAC: Approximate Logic Synthesis by Resubstitution with Approximate Care Set☆22Dec 23, 2024Updated last year
- Layout Symmetry Annotation for Analog Circuits with GraphNeural Networks☆17Apr 7, 2023Updated 3 years ago
- This repository contains source code that is aimed at converting a Spice NetList to its corresponding layout.☆28Mar 29, 2021Updated 5 years ago
- repository for a bandgap voltage reference in SKY130 technology☆44Jan 20, 2023Updated 3 years ago
- A circuit-element level explainer to explain machine learning model's prediction on chip layouts.☆18Oct 30, 2023Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- MLCAD 2020: Reinforcement for logic optimization sequence exploration☆31Oct 17, 2020Updated 6 years ago
- Random Generator of Btor2 Files☆10Sep 2, 2023Updated 3 years ago
- A set of Python based parsers for multiple file format used in IC chip design, including Verilog, SPICE, lib (Synopsys Liberty).☆32Jun 13, 2015Updated 11 years ago
- Using e-graphs to synthesize netlists from boolean logic.☆14Jul 26, 2023Updated 3 years ago
- Steiner Shallow-Light Tree for VLSI Routing☆65Jul 11, 2024Updated 2 years ago
- LOSTIN: Logic Optimization via Spatio-Temporal Information with Hybrid Graph Models☆27May 29, 2022Updated 4 years ago
- DATuner Repository☆17Sep 9, 2018Updated 8 years ago
- (WIP) Open-source Rust gate-level EDA infrastructure: parsers and databases☆23May 2, 2026Updated 5 months ago
- This is a repo to store circuit design datasets☆19Jan 17, 2024Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆10Dec 12, 2023Updated 2 years ago
- A simple dot file / graph generator for Verilog syntax trees.☆23Jul 16, 2016Updated 10 years ago
- Paret-Front Diverse Batch Multi-Objective Bayesian Optimization☆11Mar 31, 2024Updated 2 years ago
- Circuit Release for Analog Test Cases from UW IDEA project☆10Sep 14, 2022Updated 4 years ago
- ☆21Nov 18, 2022Updated 3 years ago
- ☆67Mar 8, 2021Updated 5 years ago
- ☆14Dec 31, 2022Updated 3 years ago
- VGA LCD Core (OpenCores)☆15May 22, 2018Updated 8 years ago
- SMT-based-STDCELL-Layout-Generator☆20Sep 30, 2021Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- TrojanSAINT: Gate-Level Netlist Sampling-Based Inductive Learning for Hardware Trojan Detection☆23Oct 3, 2023Updated 3 years ago
- ☆34Dec 16, 2021Updated 4 years ago
- A collection of big designs to run post-synthesis simulations with yosys☆52Oct 27, 2015Updated 11 years ago
- Collection of digital hardware modules & projects (benchmarks)☆113Feb 27, 2026Updated 8 months ago
- This project is about designing a 1.5 bit stage Pipeline ADC & the OpAmp required for its MDAC.☆48Mar 2, 2022Updated 4 years ago
- A port of the MATLAB Delta Sigma Toolbox based on free software and very little sleep☆15Oct 20, 2022Updated 4 years ago
- A package for converting IC layout (OASIS/GDS2) into 3D formats such as .GLB/glTF2.0, to load to the web.☆10Aug 8, 2023Updated 3 years ago