Optimal gate sizing of digital circuits using geometric programming
☆11Aug 18, 2016Updated 9 years ago
Alternatives and similar repositories for gate-sizing
Users that are interested in gate-sizing are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Incremental Timing-Driven Placement, problem C of ICCAD contest 2015☆15Sep 28, 2017Updated 8 years ago
- This repository contains a detailed description of how to generate parameterized cells using GDSFactory-based layout automation tool GLay…☆13Oct 14, 2024Updated last year
- Code for "Understanding Metastability in SAR ADCs: Part II: Asynchronous"☆12Apr 19, 2022Updated 4 years ago
- Delay Calculation ToolKit☆32Aug 7, 2022Updated 3 years ago
- Python Verilog-AMS Parser☆12Oct 13, 2015Updated 10 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆16Apr 21, 2025Updated last year
- discrete gate sizing☆14Nov 23, 2020Updated 5 years ago
- ALSRAC: Approximate Logic Synthesis by Resubstitution with Approximate Care Set☆21Dec 23, 2024Updated last year
- Gate-level timing estimation toolkit☆25Apr 11, 2022Updated 4 years ago
- VGA LCD Core (OpenCores)☆15May 22, 2018Updated 7 years ago
- This repository contains source code that is aimed at converting a Spice NetList to its corresponding layout.☆27Mar 29, 2021Updated 5 years ago
- Benchmarks for Approximate Circuit Synthesis☆17Aug 2, 2020Updated 5 years ago
- A circuit-element level explainer to explain machine learning model's prediction on chip layouts.☆18Oct 30, 2023Updated 2 years ago
- Random Generator of Btor2 Files☆10Sep 2, 2023Updated 2 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- TrojanSAINT: Gate-Level Netlist Sampling-Based Inductive Learning for Hardware Trojan Detection☆22Oct 3, 2023Updated 2 years ago
- Winning Solver of PACE Challenge 2019 Track A☆13Mar 12, 2026Updated last month
- Open-source 3D IC EDA (still updating)☆51Mar 15, 2026Updated last month
- ☆13Feb 3, 2025Updated last year
- A simple dot file / graph generator for Verilog syntax trees.☆23Jul 16, 2016Updated 9 years ago
- Algorithms course project to implement branch and bound algorithm on minimum vertex cover problem.☆10Aug 5, 2019Updated 6 years ago
- A set of Python based parsers for multiple file format used in IC chip design, including Verilog, SPICE, lib (Synopsys Liberty).☆32Jun 13, 2015Updated 10 years ago
- ☆10Dec 12, 2023Updated 2 years ago
- ☆14Jun 12, 2024Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆72Jan 13, 2025Updated last year
- SMT-based-STDCELL-Layout-Generator☆18Sep 30, 2021Updated 4 years ago
- A collection of big designs to run post-synthesis simulations with yosys☆51Oct 27, 2015Updated 10 years ago
- Collection of digital hardware modules & projects (benchmarks)☆96Feb 27, 2026Updated 2 months ago
- ☆10Oct 15, 2021Updated 4 years ago
- DATuner Repository☆17Sep 9, 2018Updated 7 years ago
- This project is about designing a 1.5 bit stage Pipeline ADC & the OpAmp required for its MDAC.☆44Mar 2, 2022Updated 4 years ago
- Code for new techniques of VLSI placement☆13Oct 11, 2013Updated 12 years ago
- RISC-V Formal in Chisel☆13Apr 9, 2024Updated 2 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Python version of tools to work with AIG formatted files☆12May 20, 2025Updated 11 months ago
- ☆15Sep 14, 2020Updated 5 years ago
- A skeleton EDA App in C++, featuring design data parsers (using Boost.Spirit), a basic GUI with Qt, a Tcl shell (with non-polling integra…☆38Dec 1, 2024Updated last year
- Research project from UCI's AICPS lab: using GNNs to enable hardware security and prevent hardware trojans☆10Mar 31, 2021Updated 5 years ago
- ☆13Feb 6, 2021Updated 5 years ago
- A port of the MATLAB Delta Sigma Toolbox based on free software and very little sleep☆14Oct 20, 2022Updated 3 years ago
- A LEF/DEF Utility.☆34Aug 15, 2019Updated 6 years ago