verilog-to-routing / ezglView external linksLinks
☆10Nov 13, 2025Updated 3 months ago
Alternatives and similar repositories for ezgl
Users that are interested in ezgl are comparing it to the libraries listed below
Sorting:
- ☆12Feb 6, 2026Updated last week
- The RAD flow is an open-source academic architecture exploration and evaluation flow for novel beyond-FPGA reconfigurable acceleration de…☆38Jul 22, 2025Updated 6 months ago
- Pathfinder routing algorithm practice☆15May 2, 2017Updated 8 years ago
- Parsing library for BLIF netlists☆19Nov 1, 2024Updated last year
- Tatum: A Fast, Flexible Static Timing Analysis (STA) Engine for Digital Circuits☆63May 28, 2024Updated last year
- A Simple VNC + SSH Shell + SFTP Client☆190Dec 15, 2025Updated 2 months ago
- clp-ffi-py is a Python library to encode log messages with CLP, and work with the encoded messages using a foreign function interface (FF…☆11Oct 21, 2025Updated 3 months ago
- ☆13Apr 12, 2023Updated 2 years ago
- Simulator for a superscalar processor with dynamic scheduling and branch prediction☆15Nov 23, 2018Updated 7 years ago
- This repository contains software for BeagleWire. Docs of BeagleWire: https://beaglewire.github.io/☆11Aug 17, 2021Updated 4 years ago
- clp-ffi-go is a library to encode log messages with CLP, and work with the encoded messages using a foreign function interface (FFI).☆10Jan 16, 2026Updated last month
- Mirror of NeTV FPGA Verilog Code☆15Jan 21, 2012Updated 14 years ago
- Utility for accessing standard Linux spidev devices from userspace.☆11Jan 18, 2017Updated 9 years ago
- This is a C library to interface with the LiteX Firmware on Thunderscope over PCIe☆11Jan 13, 2026Updated last month
- Wishbone bridge over SPI☆11Nov 13, 2019Updated 6 years ago
- Standard cell placement (global and detailed) tool based on modified algorithm “simulated annealing”☆12Jan 7, 2026Updated last month
- Zest is a FMC mezzanine board with 8 ADC channels and 2 DACs☆11Nov 6, 2024Updated last year
- Sends public ip through e-mail. Command-line standalone.☆12Sep 22, 2017Updated 8 years ago
- UART cocotb module☆11Jun 30, 2021Updated 4 years ago
- Verilog RS232 Enhanced Synch-UART & RS232 Debugger HDL core with PC host RS232 real-time Hex-editor / viewer host utility.☆11Jan 15, 2022Updated 4 years ago
- VHDL Implementation☆13Oct 9, 2014Updated 11 years ago
- ☆13Aug 20, 2017Updated 8 years ago
- Cross-Domain DPA Attack on SAML11☆17Jul 14, 2019Updated 6 years ago
- Library for MCP25625 click board☆10Jul 14, 2016Updated 9 years ago
- ☆13Feb 28, 2016Updated 9 years ago
- Simple syntax highlighting for spice☆11Mar 23, 2019Updated 6 years ago
- Collection of simple interfaces for Digilent Pmods☆13Aug 3, 2023Updated 2 years ago
- Exchange Python-Graph-Objects between networkx, igraph and graph-tools☆12Mar 15, 2024Updated last year
- Top level for the November shuttle☆12Nov 20, 2021Updated 4 years ago
- RPC interface of Tkrzw☆13Apr 15, 2023Updated 2 years ago
- Blog for SRA-VJTI☆15Jan 28, 2026Updated 2 weeks ago
- ARTS 活动：每周至少做一个 leetcode 的算法题，阅读并点评至少一篇英文技术文章，学习至少一个技术技巧，至少分享一篇有观点和思考的技术文章。坚持至少一年！（也就是：Algorithm、Review、Technique、Share 简称ARTS）☆29Jun 9, 2019Updated 6 years ago
- Python library to handle GDS version 2 (GDS2 or GDSII) data☆12Sep 20, 2018Updated 7 years ago
- STM32F723 Firmware for the Nyan Keys keyboard platform☆14Jan 26, 2024Updated 2 years ago
- Unit testing for cocotb☆11Aug 6, 2023Updated 2 years ago
- Discontinued. Please go to https://github.com/RMerl/asuswrt-merlin . Custom firmware for Asus RT-N66U based on asus sources. Started by E…☆19Mar 8, 2020Updated 5 years ago
- RiSC 16 is a simple 16 bit instruction set with 8 instructions and 3 instruction formats. This is an RTL implementation in verilog, instr…☆12Jan 24, 2022Updated 4 years ago
- ☆15Feb 5, 2026Updated last week
- A GUI pretending to be a DE1 for visualizing Verilog sims☆10Oct 17, 2020Updated 5 years ago