Basic RISC-V Test SoC
☆196Apr 7, 2019Updated 7 years ago
Alternatives and similar repositories for riscv_soc
Users that are interested in riscv_soc are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆18Apr 5, 2015Updated 11 years ago
- RISC-V CPU Core (RV32IM)☆1,735Sep 18, 2021Updated 4 years ago
- Various HDL (Verilog) IP Cores☆908Jul 1, 2021Updated 4 years ago
- ☆14Nov 5, 2017Updated 8 years ago
- A small test SoC for various soft-CPUs (Cortex-M0, RISC-V)☆35Mar 21, 2020Updated 6 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- 32-bit Superscalar RISC-V CPU☆1,259Sep 18, 2021Updated 4 years ago
- RISC-V System on Chip Template☆163May 21, 2026Updated 3 weeks ago
- This repository contains the design files of RISC-V Pipeline Core☆73May 11, 2023Updated 3 years ago
- Ethernet MAC 10/100 Mbps☆37Oct 31, 2021Updated 4 years ago
- Открытое RISC-V процессорное ядро MIRISCV для образовательных целей☆30Dec 5, 2024Updated last year
- Verilog Design Examples with self checking testbenches. Half Adder, Full Adder, Mux, ALU, D Flip Flop, Sequence Detector using Mealy mach…☆200Jan 29, 2024Updated 2 years ago
- AltOr32 - Alternative Lightweight OpenRisc CPU☆13Dec 17, 2015Updated 10 years ago
- A Verilog based 5-stage fully functional pipelined RISC-V Processor code.☆68May 8, 2021Updated 5 years ago
- Very basic real time operating system for embedded systems...☆18Sep 19, 2020Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆271Nov 6, 2024Updated last year
- A DDR3 memory controller in Verilog for various FPGAs☆601Oct 10, 2021Updated 4 years ago
- ASIC Design of the openSPARC Floating Point Unit☆17Mar 13, 2017Updated 9 years ago
- An FPGA-based RISC-V CPU☆16Dec 7, 2021Updated 4 years ago
- RISCV CPU implementation in SystemVerilog☆32Jun 7, 2026Updated last week
- AMBA bus generator including AXI, AHB, and APB☆123Jul 29, 2021Updated 4 years ago
- A collection of SPI related cores☆21Nov 12, 2024Updated last year
- A SPI Master IP written in verilog which is then used to output characters entered on a keypad to a serial LCD screen☆20Dec 5, 2014Updated 11 years ago
- ☆109May 15, 2026Updated last month
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- FuseSoC-based SoC for VeeR EH1 and EL2☆341Dec 11, 2024Updated last year
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆91Feb 5, 2026Updated 4 months ago
- System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆22Jun 9, 2026Updated last week
- Y80e - Z80/Z180 compatible processor extended by eZ80 instructions☆22Jul 17, 2014Updated 11 years ago
- FPGA based microcomputer sandbox for software and RTL experimentation☆81May 12, 2026Updated last month
- Another tiny RISC-V implementation☆67Jul 19, 2021Updated 4 years ago
- Hack@DAC 2021☆19Jul 24, 2024Updated last year
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆68May 8, 2020Updated 6 years ago
- CORE-V Family of RISC-V Cores☆355Mar 31, 2026Updated 2 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ITMO SystemC & Verilog assignments - AMBA AHB and SPI☆22Jan 14, 2018Updated 8 years ago
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆129Dec 17, 2023Updated 2 years ago
- Neural Engine, 16 input channels☆16Oct 31, 2022Updated 3 years ago
- SystemC simulator of a highly customizable Nostrum network-on-chip (NoC).☆14Apr 20, 2014Updated 12 years ago
- Advanced Peripheral Bus (APB) UVM testbench project☆10Apr 9, 2017Updated 9 years ago
- ☆16May 6, 2026Updated last month
- Riscy-SoC is SoC based on RISC-V CPU core, designed in Verilog☆86Oct 11, 2019Updated 6 years ago