Basic RISC-V Test SoC
☆213Apr 7, 2019Updated 7 years ago
Alternatives and similar repositories for riscv_soc
Users that are interested in riscv_soc are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 32-bit Superscalar RISC-V CPU☆1,329Sep 18, 2021Updated 5 years ago
- Various HDL (Verilog) IP Cores☆940Jul 1, 2021Updated 5 years ago
- RISC-V CPU Core (RV32IM)☆1,815Sep 18, 2021Updated 5 years ago
- RISC-V CPU Core☆454Jun 24, 2025Updated last year
- A DDR3 memory controller in Verilog for various FPGAs☆646Oct 10, 2021Updated 5 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Verilog HDL implementation of SDRAM controller and SDRAM model☆51Jun 19, 2024Updated 2 years ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆255Oct 26, 2026Updated last week
- RISC-V System on Chip Template☆162Aug 26, 2026Updated 2 months ago
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆289Nov 6, 2024Updated 2 years ago
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆163Oct 31, 2024Updated 2 years ago
- A collection of SPI related cores☆23Nov 12, 2024Updated last year
- This repository contains a RISC-V System-on-Chip (SoC) design files implemented in SystemVerilog☆22Feb 9, 2025Updated last year
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆139Dec 17, 2023Updated 2 years ago
- Verilog digital signal processing components☆197Oct 30, 2022Updated 4 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Verilog Design Examples with self checking testbenches. Half Adder, Full Adder, Mux, ALU, D Flip Flop, Sequence Detector using Mealy mach…☆235Jan 29, 2024Updated 2 years ago
- RISC-V Verification Interface☆168Sep 25, 2026Updated last month
- ☆18Apr 5, 2015Updated 11 years ago
- ☆14Nov 5, 2017Updated 9 years ago
- Parametric AXI4 crossbar in SystemVerilog☆251May 25, 2026Updated 5 months ago
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆385Updated this week
- FuseSoC-based SoC for VeeR EH1 and EL2☆343Dec 11, 2024Updated last year
- RISC-V Debug Support for our PULP RISC-V Cores☆333Sep 15, 2026Updated last month
- Verilog implementation of a RISC-V core☆155Oct 11, 2018Updated 8 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- 32-bit 5-stage pipelined RISC-V processor in SystemVerilog☆45Oct 29, 2023Updated 3 years ago
- AMBA bus lecture material☆562Jan 21, 2020Updated 6 years ago
- A small test SoC for various soft-CPUs (Cortex-M0, RISC-V)☆36Mar 21, 2020Updated 6 years ago
- An FPGA-based RISC-V CPU☆16Dec 7, 2021Updated 4 years ago
- A Verilog based 5-stage fully functional pipelined RISC-V Processor code.☆78May 8, 2021Updated 5 years ago
- The Ultra-Low Power RISC-V Core☆1,977Sep 25, 2026Updated last month
- This repository contains the design files of RISC-V Pipeline Core☆78May 11, 2023Updated 3 years ago
- Pequeno R5 (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32IM ISA.☆161Aug 21, 2026Updated 2 months ago
- APB master and slave developed in RTL.☆33Oct 25, 2025Updated last year
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆102Aug 20, 2026Updated 2 months ago
- Another tiny RISC-V implementation☆68Jul 19, 2021Updated 5 years ago
- A classic 5-stage pipeline MIPS 32-bit processor. solve every hazard with stall☆62Jan 28, 2025Updated last year
- GEMM and GEMM-Ops accelerator for PULP systems☆126Oct 22, 2026Updated 2 weeks ago
- A simple, basic, formally verified UART controller☆356Jan 29, 2024Updated 2 years ago
- A simple implementation of a UART modem in Verilog.☆198Nov 10, 2021Updated 4 years ago
- DMA Hardware Description with Verilog☆20Dec 20, 2019Updated 6 years ago