Basic RISC-V Test SoC
☆204Apr 7, 2019Updated 7 years ago
Alternatives and similar repositories for riscv_soc
Users that are interested in riscv_soc are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 32-bit Superscalar RISC-V CPU☆1,284Sep 18, 2021Updated 4 years ago
- Various HDL (Verilog) IP Cores☆926Jul 1, 2021Updated 5 years ago
- RISC-V CPU Core (RV32IM)☆1,756Sep 18, 2021Updated 4 years ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆225Updated this week
- ☆18Apr 5, 2015Updated 11 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- ☆14Nov 5, 2017Updated 8 years ago
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆355Updated this week
- RISC-V Verification Interface☆157Jun 11, 2026Updated last month
- RISC-V System on Chip Template☆163Jul 22, 2026Updated last week
- Verilog Design Examples with self checking testbenches. Half Adder, Full Adder, Mux, ALU, D Flip Flop, Sequence Detector using Mealy mach…☆208Jan 29, 2024Updated 2 years ago
- A collection of SPI related cores☆22Nov 12, 2024Updated last year
- Parametric AXI4 crossbar in SystemVerilog☆238May 25, 2026Updated 2 months ago
- A small test SoC for various soft-CPUs (Cortex-M0, RISC-V)☆35Mar 21, 2020Updated 6 years ago
- 32-bit 5-stage pipelined RISC-V processor in SystemVerilog☆38Oct 29, 2023Updated 2 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- A DDR3 memory controller in Verilog for various FPGAs☆617Oct 10, 2021Updated 4 years ago
- An FPGA-based RISC-V CPU☆16Dec 7, 2021Updated 4 years ago
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆161Oct 31, 2024Updated last year
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆275Nov 6, 2024Updated last year
- DMA Hardware Description with Verilog☆20Dec 20, 2019Updated 6 years ago
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆153Oct 2, 2025Updated 9 months ago
- This repository contains the design files of RISC-V Pipeline Core☆75May 11, 2023Updated 3 years ago
- APB master and slave developed in RTL.☆26Oct 25, 2025Updated 9 months ago
- FuseSoC-based SoC for VeeR EH1 and EL2☆341Dec 11, 2024Updated last year
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- RISC-V CPU Core☆443Jun 24, 2025Updated last year
- CORE-V Family of RISC-V Cores☆364Mar 31, 2026Updated 3 months ago
- AMBA bus lecture material☆544Jan 21, 2020Updated 6 years ago
- Ethernet MAC 10/100 Mbps☆39Oct 31, 2021Updated 4 years ago
- Generic Register Interface (contains various adapters)☆141Updated this week
- This repository contains a RISC-V System-on-Chip (SoC) design files implemented in SystemVerilog☆16Feb 9, 2025Updated last year
- ☆25May 26, 2022Updated 4 years ago
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆132Dec 17, 2023Updated 2 years ago
- RISCV CPU implementation in SystemVerilog☆32Updated this week
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- SD-Card controller, using either SPI, SDIO, or eMMC interfaces☆394Jul 15, 2026Updated last week
- AMBA bus generator including AXI, AHB, and APB☆124Jul 29, 2021Updated 5 years ago
- Very basic real time operating system for embedded systems...☆18Sep 19, 2020Updated 5 years ago
- A Single Cycle Risc-V 32 bit CPU☆76Jan 14, 2026Updated 6 months ago
- A simple, basic, formally verified UART controller☆344Jan 29, 2024Updated 2 years ago
- AltOr32 - Alternative Lightweight OpenRisc CPU☆13Dec 17, 2015Updated 10 years ago
- RISC-V Debug Support for our PULP RISC-V Cores☆318Updated this week