ultraembedded / riscv_socLinks
Basic RISC-V Test SoC
☆144Updated 6 years ago
Alternatives and similar repositories for riscv_soc
Users that are interested in riscv_soc are comparing it to the libraries listed below
Sorting:
- Verilog UART☆182Updated 12 years ago
- ☆95Updated last month
- A RISC-V 5-stage pipelined CPU that supports vector instructions. Tape-out with U18 technology.☆135Updated 5 years ago
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆111Updated last year
- IEEE 754 floating point unit in Verilog☆145Updated 9 years ago
- AXI4 and AXI4-Lite interface definitions☆96Updated 5 years ago
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆115Updated last month
- DDR2 memory controller written in Verilog☆78Updated 13 years ago
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆175Updated 10 months ago
- Simple 8-bit UART realization on Verilog HDL.☆110Updated last year
- A simple implementation of a UART modem in Verilog.☆156Updated 3 years ago
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆218Updated 5 years ago
- PulseRain Reindeer - RISCV RV32I[M] Soft CPU☆128Updated 6 years ago
- RISC-V System on Chip Template☆159Updated last month
- SDRAM controller with AXI4 interface☆98Updated 6 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆66Updated 5 years ago
- AMBA bus generator including AXI, AHB, and APB☆107Updated 4 years ago
- RISC-V Verification Interface☆103Updated last week
- This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.☆187Updated 2 months ago
- AHB3-Lite Interconnect☆93Updated last year
- Silicon-validated SoC implementation of the PicoSoc/PicoRV32☆277Updated 5 years ago
- Verilog digital signal processing components☆156Updated 2 years ago
- An AXI4 crossbar implementation in SystemVerilog☆175Updated last month
- Verilog implementation of a RISC-V core☆125Updated 6 years ago
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆140Updated last week
- Network on Chip Implementation written in SytemVerilog☆191Updated 3 years ago
- A demo system for Ibex including debug support and some peripherals☆76Updated 3 months ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆70Updated 9 months ago
- Verilog Configurable Cache☆183Updated 10 months ago
- Fixed Point Math Library for Verilog☆143Updated 11 years ago