ultraembedded / riscv_socLinks
Basic RISC-V Test SoC
☆149Updated 6 years ago
Alternatives and similar repositories for riscv_soc
Users that are interested in riscv_soc are comparing it to the libraries listed below
Sorting:
- ☆96Updated 2 months ago
- Verilog UART☆183Updated 12 years ago
- A RISC-V 5-stage pipelined CPU that supports vector instructions. Tape-out with U18 technology.☆136Updated 5 years ago
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆113Updated last year
- AXI4 and AXI4-Lite interface definitions☆96Updated 5 years ago
- Simple 8-bit UART realization on Verilog HDL.☆110Updated last year
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆179Updated 11 months ago
- This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.☆186Updated 3 weeks ago
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆117Updated 3 weeks ago
- PulseRain Reindeer - RISCV RV32I[M] Soft CPU☆127Updated 6 years ago
- IEEE 754 floating point unit in Verilog☆147Updated 9 years ago
- An AXI4 crossbar implementation in SystemVerilog☆176Updated last month
- A simple implementation of a UART modem in Verilog.☆157Updated 3 years ago
- Silicon-validated SoC implementation of the PicoSoc/PicoRV32☆275Updated 5 years ago
- Verilog digital signal processing components☆157Updated 2 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆66Updated 5 years ago
- AHB3-Lite Interconnect☆94Updated last year
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆217Updated 5 years ago
- Verilog implementation of a RISC-V core☆125Updated 7 years ago
- DDR2 memory controller written in Verilog