Basic RISC-V Test SoC
☆213Apr 7, 2019Updated 7 years ago
Alternatives and similar repositories for riscv_soc
Users that are interested in riscv_soc are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 32-bit Superscalar RISC-V CPU☆1,315Sep 18, 2021Updated 5 years ago
- Various HDL (Verilog) IP Cores☆935Jul 1, 2021Updated 5 years ago
- RISC-V CPU Core (RV32IM)☆1,804Sep 18, 2021Updated 5 years ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆246Updated this week
- ☆18Apr 5, 2015Updated 11 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- ☆13Nov 5, 2017Updated 8 years ago
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆379Updated this week
- RISC-V Verification Interface☆168Sep 25, 2026Updated 3 weeks ago
- RISC-V System on Chip Template☆162Aug 26, 2026Updated last month
- Verilog Design Examples with self checking testbenches. Half Adder, Full Adder, Mux, ALU, D Flip Flop, Sequence Detector using Mealy mach…☆234Jan 29, 2024Updated 2 years ago
- A collection of SPI related cores☆23Nov 12, 2024Updated last year
- Parametric AXI4 crossbar in SystemVerilog☆247May 25, 2026Updated 4 months ago
- A small test SoC for various soft-CPUs (Cortex-M0, RISC-V)☆36Mar 21, 2020Updated 6 years ago
- 32-bit 5-stage pipelined RISC-V processor in SystemVerilog☆45Oct 29, 2023Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A DDR3 memory controller in Verilog for various FPGAs☆641Oct 10, 2021Updated 5 years ago
- An FPGA-based RISC-V CPU☆16Dec 7, 2021Updated 4 years ago
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆163Oct 31, 2024Updated last year
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆284Nov 6, 2024Updated last year
- DMA Hardware Description with Verilog☆20Dec 20, 2019Updated 6 years ago
- Pequeno R5 (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32IM ISA.☆161Aug 21, 2026Updated last month
- This repository contains the design files of RISC-V Pipeline Core☆77May 11, 2023Updated 3 years ago
- FuseSoC-based SoC for VeeR EH1 and EL2☆343Dec 11, 2024Updated last year
- RISC-V CPU Core☆453Jun 24, 2025Updated last year
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- CORE-V Family of RISC-V Cores☆379Mar 31, 2026Updated 6 months ago
- AMBA bus lecture material☆558Jan 21, 2020Updated 6 years ago
- Ethernet MAC 10/100 Mbps☆39Oct 31, 2021Updated 4 years ago
- Generic Register Interface (contains various adapters)☆140Aug 6, 2026Updated 2 months ago
- This repository contains a RISC-V System-on-Chip (SoC) design files implemented in SystemVerilog☆21Feb 9, 2025Updated last year
- APB master and slave developed in RTL.☆31Oct 25, 2025Updated 11 months ago
- ☆25May 26, 2022Updated 4 years ago
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆138Dec 17, 2023Updated 2 years ago
- RISCV CPU implementation in SystemVerilog☆32Oct 10, 2026Updated last week
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- SD-Card controller, using either SPI, SDIO, or eMMC interfaces☆419Aug 10, 2026Updated 2 months ago
- AMBA bus generator including AXI, AHB, and APB☆123Jul 29, 2021Updated 5 years ago
- Very basic real time operating system for embedded systems...☆18Sep 19, 2020Updated 6 years ago
- SDRAM controller optimized to a memory bandwidth of 316MB/s☆32Aug 16, 2021Updated 5 years ago
- A Single Cycle Risc-V 32 bit CPU☆78Jan 14, 2026Updated 9 months ago
- A simple, basic, formally verified UART controller☆353Jan 29, 2024Updated 2 years ago
- AltOr32 - Alternative Lightweight OpenRisc CPU☆13Dec 17, 2015Updated 10 years ago