jasonlin316 / RISC-V-CPULinks
A RISC-V 5-stage pipelined CPU that supports vector instructions. Tape-out with U18 technology.
☆136Updated 5 years ago
Alternatives and similar repositories for RISC-V-CPU
Users that are interested in RISC-V-CPU are comparing it to the libraries listed below
Sorting:
- An AXI4 crossbar implementation in SystemVerilog☆177Updated last month
- RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni☆132Updated 7 years ago
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆179Updated 11 months ago
- IEEE 754 floating point unit in Verilog☆148Updated 9 years ago
- Network on Chip Implementation written in SytemVerilog☆192Updated 3 years ago
- 32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations.☆92Updated 6 years ago
- A Fast, Low-Overhead On-chip Network☆231Updated this week
- Vector processor for RISC-V vector ISA☆129Updated 5 years ago
- AXI4 and AXI4-Lite interface definitions☆96Updated 5 years ago
- 32-bit 5-Stage Pipelined RISC V RV32I Core☆54Updated last year
- Basic RISC-V Test SoC☆153Updated 6 years ago
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆217Updated 5 years ago
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆191Updated 5 years ago
- Simple cache design implementation in verilog☆51Updated last year
- ☆69Updated 9 years ago
- A verilog implementation for Network-on-Chip☆77Updated 7 years ago
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆113Updated last year
- AMBA bus generator including AXI, AHB, and APB☆107Updated 4 years ago
- Various caches written in Verilog-HDL☆126Updated 10 years ago
- DDR2 memory controller written in Verilog☆78Updated 13 years ago
- Implementation of a simple SIMD processor in Verilog, core of which is a 16-bit SIMD ALU. 2's compliment calculations are implemented in …☆140Updated 3 years ago
- AXI DMA 32 / 64 bits☆121Updated 11 years ago
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆89Updated last year
- HDLGen is an HDL generation tool, supporting embedded Perl or Python script, reduce manual work & improve effiency with a few embedded f…☆106Updated last year
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆82Updated 7 years ago
- ☆199Updated 4 months ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆72Updated 10 months ago
- This is a detailed SystemVerilog course☆123Updated 7 months ago
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆269Updated last week
- ☆201Updated 7 months ago