jasonlin316 / RISC-V-CPULinks
A RISC-V 5-stage pipelined CPU that supports vector instructions. Tape-out with U18 technology.
☆130Updated 5 years ago
Alternatives and similar repositories for RISC-V-CPU
Users that are interested in RISC-V-CPU are comparing it to the libraries listed below
Sorting:
- An AXI4 crossbar implementation in SystemVerilog☆156Updated 3 weeks ago
- IEEE 754 floating point unit in Verilog☆137Updated 9 years ago
- 32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations.☆85Updated 6 years ago
- A Fast, Low-Overhead On-chip Network☆207Updated this week
- Basic RISC-V Test SoC☆128Updated 6 years ago
- Vector processor for RISC-V vector ISA☆119Updated 4 years ago
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆166Updated 6 months ago
- DDR2 memory controller written in Verilog☆78Updated 13 years ago
- Implementation of a simple SIMD processor in Verilog, core of which is a 16-bit SIMD ALU. 2's compliment calculations are implemented in …☆132Updated 2 years ago
- 32-bit 5-Stage Pipelined RISC V RV32I Core☆49Updated 11 months ago
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆214Updated 4 years ago
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆74Updated 7 years ago
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆91Updated last year
- Various caches written in Verilog-HDL☆124Updated 10 years ago
- AXI4 and AXI4-Lite interface definitions☆94Updated 4 years ago
- ☆159Updated last month
- RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni☆125Updated 7 years ago
- AXI DMA 32 / 64 bits☆114Updated 10 years ago
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆177Updated 5 years ago
- Some useful documents of Synopsys☆72Updated 3 years ago
- SDRAM controller with AXI4 interface☆94Updated 5 years ago
- Implementation of RISC-V RV32I☆19Updated 2 years ago
- AMBA bus generator including AXI, AHB, and APB☆101Updated 3 years ago
- RISC-V Verification Interface☆92Updated this week
- A verilog implementation for Network-on-Chip☆73Updated 7 years ago
- This repository contains the design files of RISC-V Pipeline Core☆45Updated 2 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆103Updated 4 years ago
- A Verilog based 5-stage fully functional pipelined RISC-V Processor code.☆40Updated 4 years ago
- Verilog Design Examples with self checking testbenches. Half Adder, Full Adder, Mux, ALU, D Flip Flop, Sequence Detector using Mealy mach…☆123Updated last year
- This is a verilog implementation of 4x4 systolic array multiplier☆54Updated 4 years ago