Evensgn / RISC-V-CPULinks
RISC-V CPU with 5-stage pipeline, implemented in Verilog HDL.
☆285Updated 7 years ago
Alternatives and similar repositories for RISC-V-CPU
Users that are interested in RISC-V-CPU are comparing it to the libraries listed below
Sorting:
- A RISC-V 5-stage pipelined CPU that supports vector instructions. Tape-out with U18 technology.☆130Updated 5 years ago
- Lab exercises for Chisel in the digital electronics 2 course at DTU☆198Updated 2 months ago
- Instruction Set Generator initially contributed by Futurewei☆284Updated last year
- Simple RISC-V 3-stage Pipeline in Chisel☆577Updated 9 months ago
- Chisel examples and code snippets☆251Updated 2 years ago
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆214Updated 4 years ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆429Updated last week
- An AXI4 crossbar implementation in SystemVerilog☆154Updated 3 weeks ago
- Common SystemVerilog components☆623Updated this week
- Various caches written in Verilog-HDL☆124Updated 10 years ago
- ☆158Updated last month
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆497Updated 3 months ago
- A DDR3 memory controller in Verilog for various FPGAs☆467Updated 3 years ago
- Comment on the rocket-chip source code☆179Updated 6 years ago
- Collect some IC textbooks for learning.☆138Updated 2 years ago
- RISC-V CPU Core☆327Updated 11 months ago
- IEEE 754 floating point unit in Verilog☆137Updated 9 years ago
- synthesiseable ieee 754 floating point library in verilog☆638Updated 2 years ago
- 体系结构研讨 + ysyx高阶大纲 (WIP☆162Updated 7 months ago
- IC implementation of Systolic Array for TPU☆246Updated 7 months ago
- 32-bit Superscalar RISC-V CPU☆1,024Updated 3 years ago
- This is a repository containing solutions to the problem statements given in HDL Bits website.☆352Updated last year
- Architecture and Verilog Implementation of 8-bits RISC CPU based on FSM. 基于有限状态机的8位RISC(精简指令集)CPU(中央处理器)简单结构和Verilog实现。☆145Updated 6 years ago
- Code used in☆186Updated 7 years ago
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆426Updated 2 weeks ago
- Network on Chip Simulator☆271Updated last year
- A simple RISC-V CPU written in Verilog.☆63Updated 9 months ago
- Functional verification project for the CORE-V family of RISC-V cores.☆551Updated this week
- A FPGA supported RISC-V CPU with 5-stage pipeline implemented in Verilog HDL☆83Updated 5 years ago
- AMBA bus lecture material☆440Updated 5 years ago