RISC-V CPU with 5-stage pipeline, implemented in Verilog HDL.
☆348Jan 12, 2018Updated 8 years ago
Alternatives and similar repositories for RISC-V-CPU
Users that are interested in RISC-V-CPU are comparing it to the libraries listed below
Sorting:
- A MIPS CPU implemented in Verilog☆70Sep 12, 2017Updated 8 years ago
- A RISC-V 5-stage pipelined CPU that supports vector instructions. Tape-out with U18 technology.☆146Dec 2, 2019Updated 6 years ago
- RISC-V CPU Core (RV32IM)☆1,646Sep 18, 2021Updated 4 years ago
- RISC-V-5 stage pipelined in verilog☆10Jul 24, 2020Updated 5 years ago
- A FPGA supported RISC-V CPU with 5-stage pipeline implemented in Verilog HDL☆94Dec 5, 2019Updated 6 years ago
- 基于RISC_V32I指令集架构的五级流水CPU☆15Sep 30, 2019Updated 6 years ago
- 32-bit Superscalar RISC-V CPU☆1,179Sep 18, 2021Updated 4 years ago
- 32 bit RISC-V CPU implementation in Verilog☆34Feb 9, 2022Updated 4 years ago
- A simple RISC-V CPU written in Verilog.☆70Aug 17, 2024Updated last year
- Verilog implementation of multi-stage 32-bit RISC-V processor☆160Nov 2, 2020Updated 5 years ago
- Basic RISC-V Test SoC☆175Apr 7, 2019Updated 6 years ago
- 5-Stage Pipelined RV64IM RISC-V CPU design in Verilog.☆213Jun 5, 2021Updated 4 years ago
- Pipelined RISC-V CPU☆26Jun 9, 2021Updated 4 years ago
- 体系结构课程实验：RISC-V 32I 流水线 CPU，实现37条指令，转发，冒险检测，Cache，分支预测器☆87Nov 28, 2019Updated 6 years ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆3,966Jun 27, 2024Updated last year
- A trivial riscv cpu with tomasulo algorithm implemented in Verilog HDL. Support out-of-order execution and pipline and can run in FPGA wi…☆16Jan 4, 2020Updated 6 years ago
- RISC-V RV32I CPU core☆33Mar 3, 2023Updated 2 years ago
- An FPGA-based RISC-V CPU+SoC with a simple and extensible peripheral bus. 基于FPGA的RISC-V SoC，包含一个RV32I CPU、一个简单可扩展的总线、一些外设。☆429Sep 14, 2023Updated 2 years ago
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆120Dec 17, 2023Updated 2 years ago
- The Ultra-Low Power RISC-V Core☆1,738Aug 6, 2025Updated 6 months ago
- A verilog based 5-stage pipelined RISC-V Processor code.☆35Mar 25, 2020Updated 5 years ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,032Feb 11, 2026Updated 2 weeks ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,828Updated this week
- Verilog HDL implementation of SDRAM controller and SDRAM model☆40Jun 19, 2024Updated last year
- RIDECORE (RIsc-v Dynamic Execution CORE) is an Out-of-Order RISC-V processor written in Verilog HDL.☆372Jul 12, 2017Updated 8 years ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆128Jul 11, 2025Updated 7 months ago
- AMBA bus lecture material☆512Jan 21, 2020Updated 6 years ago
- RTL implementation of a ray-tracing GPU☆15Dec 18, 2012Updated 13 years ago
- FFT implementation using CORDIC algorithm written in Verilog.☆35Sep 6, 2018Updated 7 years ago
- A classic 5-stage pipeline MIPS 32-bit processor. solve every hazard with stall☆60Jan 28, 2025Updated last year
- Functional verification project for the CORE-V family of RISC-V cores.☆661Updated this week
- RISC-V CPU Core☆411Jun 24, 2025Updated 8 months ago
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆224Jan 11, 2026Updated last month
- Basic Simulink Blocks for modeling CDRs and PLLs☆15Apr 25, 2020Updated 5 years ago
- ZC RISCV CORE☆12Dec 19, 2019Updated 6 years ago
- ☆14Sep 27, 2022Updated 3 years ago
- Implementation of the Snappy compression algorithm as a RoCC accelerator☆12Jul 29, 2019Updated 6 years ago
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,493Jan 7, 2026Updated last month
- 5-stage RISC-V CPU, originally developed for RISCBoy☆35Jul 1, 2023Updated 2 years ago