ucb-bar / radianceLinks
A Heterogeneous GPU Platform for Chipyard SoC
☆40Updated 2 weeks ago
Alternatives and similar repositories for radiance
Users that are interested in radiance are comparing it to the libraries listed below
Sorting:
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆30Updated this week
- Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC☆46Updated 6 months ago
- A Rocket-based RISC-V superscalar in-order core☆36Updated 2 months ago
- RISC-V vector and tensor compute extensions for Vortex GPGPU acceleration for ML workloads. Optimized for transformer models, CNNs, and g…☆19Updated 7 months ago
- DUTH RISC-V Superscalar Microprocessor☆32Updated last year
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆47Updated last week
- The official NaplesPU hardware code repository☆20Updated 6 years ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆31Updated last week
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆36Updated 2 years ago
- ☆89Updated last week
- ☆52Updated 11 months ago
- Advanced Architecture Labs with CVA6☆71Updated last year
- ☆33Updated 9 months ago
- The RTL source for AnyCore RISC-V☆33Updated 3 years ago
- Intel Compiler for SystemC☆26Updated 2 years ago
- ☆22Updated 2 years ago
- matrix-coprocessor for RISC-V☆26Updated last week
- ☆32Updated last month
- MAPLE's hardware-software co-design allows programs to perform long-latency memory accesses asynchronously from the core, avoiding pipeli…☆21Updated last year
- StateMover is a checkpoint-based debugging framework for FPGAs.☆21Updated 3 years ago
- Chisel RISC-V Vector 1.0 Implementation☆124Updated 2 months ago
- Papers, Posters, Presentations, Documentation...☆19Updated last year
- RISC-V Superscalar Educational Simulator based on Tomasulo's Algorithm☆27Updated last month
- Administrative repository for the Integrated Matrix Extension Task Group☆30Updated last week
- A GPU acceleration flow for RTL simulation with batch stimulus☆116Updated last year
- RISC-V Matrix Specification☆23Updated last year
- ☆17Updated 2 months ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆94Updated 2 weeks ago
- Implementation of Pythia: A Customizable Hardware Prefetching Framework Using Online Reinforcement Learning in Chisel HDL. To know more, …☆17Updated 4 years ago
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆63Updated 2 weeks ago