A Heterogeneous GPU Platform for Chipyard SoC
☆44Mar 3, 2026Updated this week
Alternatives and similar repositories for radiance
Users that are interested in radiance are comparing it to the libraries listed below
Sorting:
- Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC☆49Jan 20, 2026Updated last month
- RISC-V vector and tensor compute extensions for Vortex GPGPU acceleration for ML workloads. Optimized for transformer models, CNNs, and g…☆21Apr 25, 2025Updated 10 months ago
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆15Feb 23, 2026Updated last week
- A Rocket-based RISC-V superscalar in-order core☆38Feb 24, 2026Updated last week
- Advanced fold methods for Kotlin☆12Updated this week
- ☆87Jan 30, 2026Updated last month
- Open source RTL implementation of Tensor Core, Sparse Tensor Core, BitWave and SparSynergy in the article: "SparSynergy: Unlocking Flexib…☆22Mar 29, 2025Updated 11 months ago
- Autocomp: AI-Driven Code Optimizer for Tensor Accelerators☆74Feb 24, 2026Updated last week
- A docker image for One Student One Chip's debug exam☆10Sep 22, 2023Updated 2 years ago
- Verilog code of Loongson's GS132 core☆12Dec 19, 2019Updated 6 years ago
- ☆14Dec 27, 2024Updated last year
- ☆13May 8, 2025Updated 9 months ago
- RTL implementation of a ray-tracing GPU☆15Dec 18, 2012Updated 13 years ago
- Linux-capable out-of-order superscaler multicore LoongArch32 (LA32 / LA32R) processor.☆32Aug 9, 2024Updated last year
- FSA: Fusing FlashAttention within a Single Systolic Array☆89Aug 12, 2025Updated 6 months ago
- ☆78Oct 29, 2024Updated last year
- A submodule of Chipyard https://github.com/ucb-bar/chipyard☆20Oct 22, 2025Updated 4 months ago
- Lower chisel memories to SRAM macros☆13Mar 25, 2024Updated last year
- Pipelined 64-bit RISC-V core☆15Mar 7, 2024Updated last year
- A suite of tools for pretty printing, diffing, and exploring abstract syntax trees.☆15Updated this week
- Architect's workbench☆10May 5, 2016Updated 9 years ago
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆36Jan 16, 2025Updated last year
- Vortex Graphics☆92Oct 2, 2024Updated last year
- SimCommand is a library for writing high-performance RTL testbenches with simulation threads in Scala using chiseltest.☆14Aug 30, 2023Updated 2 years ago
- ☆17Mar 8, 2025Updated 11 months ago
- Parametrized RTL benchmark suite☆23Feb 6, 2026Updated 3 weeks ago
- 【2024年新版】国科大 陈云霁 智能计算系统AICS实验代码☆13May 31, 2024Updated last year
- Summary of bugs in Xuantie C9XX core design. include C906/C908/C910/C920☆28Feb 10, 2026Updated 3 weeks ago
- ☆17May 9, 2022Updated 3 years ago
- This is a project created and completed by team BOOM(Beihang OO masters).This is a superscalar processor with a 13-stage out-of-order dua…☆17Sep 29, 2024Updated last year
- Programming and Assignment Material for ECE 695☆17Apr 23, 2021Updated 4 years ago
- RTL code for AXI4 Interconnect (Verilog). Supports weighted round-robin arbitration, n-channel master, 4Kb splitting, reorder transaction…☆26Mar 13, 2025Updated 11 months ago
- A small RISC-V kernel coding by C, tested on sifive unmatched board.☆16Aug 20, 2022Updated 3 years ago
- A unified simulation platform that combines hardware and software, enabling pre-silicon, full-stack, closed-loop evaluation of your robot…☆46Apr 9, 2025Updated 10 months ago
- Microarchitecture diagrams of several CPUs☆47Updated this week
- An open-source UCIe implementation☆83Updated this week
- Chisel RISC-V Vector 1.0 Implementation☆133Feb 25, 2026Updated last week
- Learn NVDLA by SOMNIA☆42Dec 13, 2019Updated 6 years ago
- Linux-capable in-order superscaler LoongArch32r processor. Silicon-proven.☆45Jul 25, 2024Updated last year