A Heterogeneous GPU Platform for AI and Neural Graphics
☆68Sep 17, 2026Updated this week
Alternatives and similar repositories for radiance
Users that are interested in radiance are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC☆62Jan 20, 2026Updated 8 months ago
- An open-source UCIe implementation☆128Updated this week
- ☆18Aug 17, 2026Updated last month
- ☆18Mar 11, 2026Updated 6 months ago
- ☆46Sep 2, 2026Updated 3 weeks ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆17Updated this week
- A Rocket-based RISC-V superscalar in-order core☆42Aug 31, 2026Updated 3 weeks ago
- A submodule of Chipyard https://github.com/ucb-bar/chipyard☆21Updated this week
- Autocomp: Optimize any AI kernel, anywhere.☆148Jul 11, 2026Updated 2 months ago
- A configurable SRAM generator☆69Updated this week
- Simulator code of the paper "Dissecting and Modeling the Architecture of Modern GPU Cores"☆112Oct 15, 2025Updated 11 months ago
- The MATLAB Tensor Core: a set of models of tensor cores written in MATLAB☆28Sep 15, 2026Updated last week
- Vortex Graphics☆100Oct 2, 2024Updated last year
- ☆15Dec 9, 2025Updated 9 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- This is a brand new implement of GPGPU called Koala GPU which will be compatible with NV GPU micro architecture starting from fermi. It s…☆18May 31, 2026Updated 3 months ago
- ☆393Aug 19, 2026Updated last month
- Chisel RISC-V Vector 1.0 Implementation☆158Sep 3, 2026Updated 3 weeks ago
- ☆20Jan 2, 2026Updated 8 months ago
- A eDSL framework based on Scala and MLIR, focusing on the Hardware design.☆80Updated this week
- A programming language for writing constraint-based integrated circuit layout generators☆17Updated this week
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆41Jan 16, 2025Updated last year
- FSA: Fusing FlashAttention within a Single Systolic Array☆200Apr 15, 2026Updated 5 months ago
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆19Updated this week
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- SimCommand is a library for writing high-performance RTL testbenches with simulation threads in Scala using chiseltest.☆16Aug 30, 2023Updated 3 years ago
- RISC-V-based many-core neuromorphic architecture☆18Aug 1, 2026Updated last month
- A unified simulation platform that combines hardware and software, enabling pre-silicon, full-stack, closed-loop evaluation of your robot…☆48Sep 9, 2026Updated 2 weeks ago
- Berkeley's Spatial Array Generator☆1,481Updated this week
- MLIR-in as a compiler stack for ucb-bar☆19Updated this week
- A fork of Xiangshan for AI☆57Updated this week
- wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.☆146Aug 23, 2026Updated last month
- ☆17Aug 26, 2025Updated last year
- ☆15Jul 28, 2026Updated last month
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- 这是一个用chisel实现的FP8混合乘加单元☆18Jun 18, 2025Updated last year
- Open source RTL implementation of Tensor Core, Sparse Tensor Core, BitWave and SparSynergy in the article: "SparSynergy: Unlocking Flexib…☆26Aug 29, 2026Updated 3 weeks ago
- ☆2,269Updated this week
- ☆16Jan 25, 2026Updated 7 months ago
- Hardware implementation of an OmniXtend Memory Endpoint/Lowest Point of Coherence.☆20Jan 29, 2026Updated 7 months ago
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆955Aug 18, 2026Updated last month
- A suite of tools for pretty printing, diffing, and exploring abstract syntax trees.☆18Aug 11, 2026Updated last month