ucb-bar / radianceLinks
A Heterogeneous GPU Platform for Chipyard SoC
☆23Updated last week
Alternatives and similar repositories for radiance
Users that are interested in radiance are comparing it to the libraries listed below
Sorting:
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆24Updated this week
- Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC☆41Updated 4 months ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆28Updated 2 weeks ago
- A Rocket-based RISC-V superscalar in-order core☆35Updated 2 weeks ago
- The RTL source for AnyCore RISC-V☆32Updated 3 years ago
- DUTH RISC-V Superscalar Microprocessor☆31Updated last year
- ☆33Updated 7 months ago
- The official NaplesPU hardware code repository☆19Updated 6 years ago
- ☆18Updated 2 weeks ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆43Updated this week
- ☆22Updated 2 years ago
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆43Updated 9 months ago
- Implementation of Pythia: A Customizable Hardware Prefetching Framework Using Online Reinforcement Learning in Chisel HDL. To know more, …☆17Updated 4 years ago
- ☆16Updated 4 months ago
- ☆30Updated 3 weeks ago
- ☆47Updated 9 months ago
- ☆80Updated last week
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆36Updated 2 years ago
- RISC-V vector and tensor compute extensions for Vortex GPGPU acceleration for ML workloads. Optimized for transformer models, CNNs, and g…☆17Updated 5 months ago
- Advanced Architecture Labs with CVA6☆68Updated last year
- RISC-V Matrix Specification☆22Updated 10 months ago
- matrix-coprocessor for RISC-V☆20Updated 6 months ago
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆37Updated last year
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆57Updated 3 years ago
- ☆19Updated last week
- NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, h…☆27Updated 2 years ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆92Updated 2 months ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆115Updated last year
- Chisel implementation of Neural Processing Unit for System on the Chip☆23Updated last month
- Chisel RISC-V Vector 1.0 Implementation☆114Updated 2 weeks ago