A Heterogeneous GPU Platform for AI and Neural Graphics
☆59Jun 22, 2026Updated last week
Alternatives and similar repositories for radiance
Users that are interested in radiance are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC☆56Jan 20, 2026Updated 5 months ago
- Autocomp: Optimize any AI kernel, anywhere.☆139Jun 25, 2026Updated last week
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆18Jun 26, 2026Updated last week
- FSA: Fusing FlashAttention within a Single Systolic Array☆172Apr 15, 2026Updated 2 months ago
- RISC-V vector and tensor compute extensions for Vortex GPGPU acceleration for ML workloads. Optimized for transformer models, CNNs, and g…☆24Apr 25, 2025Updated last year
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- RTL implementation of a ray-tracing GPU☆16Dec 18, 2012Updated 13 years ago
- A Rocket-based RISC-V superscalar in-order core☆41Jun 14, 2026Updated 3 weeks ago
- ☆92May 29, 2026Updated last month
- A submodule of Chipyard https://github.com/ucb-bar/chipyard☆21Apr 28, 2026Updated 2 months ago
- An open-source UCIe implementation☆117Jun 28, 2026Updated last week
- Vortex Graphics☆98Oct 2, 2024Updated last year
- SimCommand is a library for writing high-performance RTL testbenches with simulation threads in Scala using chiseltest.☆15Aug 30, 2023Updated 2 years ago
- Architect's workbench☆11May 5, 2016Updated 10 years ago
- Verilog code of Loongson's GS132 core☆12Dec 19, 2019Updated 6 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- TPC-CLANG compiler that compiles a TPC C programming language which is used in HabanaLabs Deep-Learning Accelerators☆26Nov 11, 2024Updated last year
- ☆22Dec 27, 2024Updated last year
- ☆19Mar 8, 2025Updated last year
- Open source RTL implementation of Tensor Core, Sparse Tensor Core, BitWave and SparSynergy in the article: "SparSynergy: Unlocking Flexib…☆25Mar 29, 2025Updated last year
- Pipelined 64-bit RISC-V core☆16Mar 7, 2024Updated 2 years ago
- Summary of bugs in Xuantie C9XX core design. include C906/C908/C910/C920☆35Jun 1, 2026Updated last month
- Lower chisel memories to SRAM macros☆13Mar 25, 2024Updated 2 years ago
- ☆14Apr 28, 2026Updated 2 months ago
- Linux-capable out-of-order superscaler multicore LoongArch32 (LA32 / LA32R) processor.☆34Aug 9, 2024Updated last year
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆108May 22, 2026Updated last month
- Open source RTL simulation acceleration on commodity hardware☆35Apr 13, 2023Updated 3 years ago
- Amazon F1-inspired Xilinx VCU118 hardware design framework☆14Jan 4, 2021Updated 5 years ago
- This document adopts the method from the XAPP1230 for doing readback capture on Xilinx UltraScale devices and shows how to migrate the sa…☆18Nov 15, 2019Updated 6 years ago
- Microarchitecture diagrams of several CPUs☆51Jun 13, 2026Updated 3 weeks ago
- Open-source non-blocking L2 cache☆63Jun 26, 2026Updated last week
- ☆37Mar 20, 2025Updated last year
- Antmicro's fast, vendor-neutral DMA IP in Chisel☆131Mar 6, 2026Updated 3 months ago
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆922Jun 27, 2026Updated last week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…☆556Jun 26, 2026Updated last week
- Programming and Assignment Material for ECE 695☆18Apr 23, 2021Updated 5 years ago
- This is a project created and completed by team BOOM(Beihang OO masters).This is a superscalar processor with a 13-stage out-of-order dua…☆18Sep 29, 2024Updated last year
- Wrappers for open source FPU hardware implementations.☆37Nov 27, 2025Updated 7 months ago
- Chisel RISC-V Vector 1.0 Implementation☆152Apr 23, 2026Updated 2 months ago
- Intel Compiler for SystemC☆30Jun 1, 2023Updated 3 years ago
- ☆25Jun 16, 2026Updated 2 weeks ago