A Heterogeneous GPU Platform for AI and Neural Graphics
☆50May 3, 2026Updated this week
Alternatives and similar repositories for radiance
Users that are interested in radiance are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC☆54Jan 20, 2026Updated 3 months ago
- Autocomp: Optimize any AI kernel, anywhere.☆126Updated this week
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆17Feb 23, 2026Updated 2 months ago
- RISC-V vector and tensor compute extensions for Vortex GPGPU acceleration for ML workloads. Optimized for transformer models, CNNs, and g…☆23Apr 25, 2025Updated last year
- FSA: Fusing FlashAttention within a Single Systolic Array☆107Apr 15, 2026Updated 2 weeks ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- RTL implementation of a ray-tracing GPU☆15Dec 18, 2012Updated 13 years ago
- A Rocket-based RISC-V superscalar in-order core☆38Mar 11, 2026Updated last month
- ☆90Apr 21, 2026Updated 2 weeks ago
- A submodule of Chipyard https://github.com/ucb-bar/chipyard☆20Apr 28, 2026Updated last week
- An open-source UCIe implementation☆99Updated this week
- Vortex Graphics☆94Oct 2, 2024Updated last year
- SimCommand is a library for writing high-performance RTL testbenches with simulation threads in Scala using chiseltest.☆14Aug 30, 2023Updated 2 years ago
- Architect's workbench☆10May 5, 2016Updated 10 years ago
- Verilog code of Loongson's GS132 core☆12Dec 19, 2019Updated 6 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- TPC-CLANG compiler that compiles a TPC C programming language which is used in HabanaLabs Deep-Learning Accelerators☆26Nov 11, 2024Updated last year
- ☆20Dec 27, 2024Updated last year
- ☆17Mar 8, 2025Updated last year
- ☆82Oct 29, 2024Updated last year
- Open source RTL implementation of Tensor Core, Sparse Tensor Core, BitWave and SparSynergy in the article: "SparSynergy: Unlocking Flexib…☆23Mar 29, 2025Updated last year
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆37Jan 16, 2025Updated last year
- Pipelined 64-bit RISC-V core☆16Mar 7, 2024Updated 2 years ago
- A unified simulation platform that combines hardware and software, enabling pre-silicon, full-stack, closed-loop evaluation of your robot…☆47Apr 9, 2025Updated last year
- Summary of bugs in Xuantie C9XX core design. include C906/C908/C910/C920☆32Feb 10, 2026Updated 2 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Lower chisel memories to SRAM macros☆13Mar 25, 2024Updated 2 years ago
- ☆14Apr 28, 2026Updated last week
- Linux-capable out-of-order superscaler multicore LoongArch32 (LA32 / LA32R) processor.☆34Aug 9, 2024Updated last year
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆104Apr 20, 2026Updated 2 weeks ago
- Hardware implementation of an OmniXtend Memory Endpoint/Lowest Point of Coherence.☆19Jan 29, 2026Updated 3 months ago
- Open source RTL simulation acceleration on commodity hardware☆35Apr 13, 2023Updated 3 years ago
- Amazon F1-inspired Xilinx VCU118 hardware design framework☆13Jan 4, 2021Updated 5 years ago
- This document adopts the method from the XAPP1230 for doing readback capture on Xilinx UltraScale devices and shows how to migrate the sa…☆18Nov 15, 2019Updated 6 years ago
- Microarchitecture diagrams of several CPUs☆49Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Open-source non-blocking L2 cache☆60Updated this week
- ☆34Mar 20, 2025Updated last year
- Antmicro's fast, vendor-neutral DMA IP in Chisel☆130Mar 6, 2026Updated last month
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆896Updated this week
- Programming and Assignment Material for ECE 695☆17Apr 23, 2021Updated 5 years ago
- Chisel RISC-V Vector 1.0 Implementation☆145Apr 23, 2026Updated last week
- Wrappers for open source FPU hardware implementations.☆37Nov 27, 2025Updated 5 months ago