ucb-bar / radianceLinks
A Heterogeneous GPU Platform for Chipyard SoC
☆42Updated this week
Alternatives and similar repositories for radiance
Users that are interested in radiance are comparing it to the libraries listed below
Sorting:
- A Rocket-based RISC-V superscalar in-order core☆38Updated 3 months ago
- Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC☆46Updated last week
- RISC-V Matrix Specification☆23Updated last year
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆33Updated last week
- ☆33Updated 10 months ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆31Updated last month
- Chisel RISC-V Vector 1.0 Implementation☆129Updated 3 months ago
- DUTH RISC-V Superscalar Microprocessor☆33Updated last year
- The official NaplesPU hardware code repository☆22Updated 6 years ago
- ☆52Updated last year
- ☆90Updated last month
- RISC-V Superscalar Educational Simulator based on Tomasulo's Algorithm☆27Updated 3 months ago
- The RTL source for AnyCore RISC-V☆33Updated 3 years ago
- ☆23Updated this week
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆44Updated 7 months ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆48Updated last month
- Synthesisable SIMT-style RISC-V GPGPU☆48Updated 6 months ago
- matrix-coprocessor for RISC-V☆29Updated last month
- Administrative repository for the Integrated Matrix Extension Task Group☆32Updated last month
- RISC-V vector and tensor compute extensions for Vortex GPGPU acceleration for ML workloads. Optimized for transformer models, CNNs, and g…☆19Updated 9 months ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆117Updated last year
- For contributions of Chisel IP to the chisel community.☆70Updated last year
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆98Updated last month
- ☆18Updated last month
- Open-source non-blocking L2 cache☆52Updated this week
- Implementation of Pythia: A Customizable Hardware Prefetching Framework Using Online Reinforcement Learning in Chisel HDL. To know more, …☆17Updated 4 years ago
- An Open-Source SCAlable Interface for ISA Extensionsfor RISC-V Processors. New Version:☆17Updated last year
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆36Updated 2 years ago
- Papers, Posters, Presentations, Documentation...☆19Updated 2 years ago
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆37Updated last year