A Heterogeneous GPU Platform for AI and Neural Graphics
☆67Aug 13, 2026Updated this week
Alternatives and similar repositories for radiance
Users that are interested in radiance are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC☆57Jan 20, 2026Updated 6 months ago
- An open-source UCIe implementation☆124Jul 14, 2026Updated last month
- ☆18Apr 17, 2026Updated 3 months ago
- ☆18Mar 11, 2026Updated 5 months ago
- ☆44Updated this week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ☆17Updated this week
- A Rocket-based RISC-V superscalar in-order core☆42Jul 12, 2026Updated last month
- A submodule of Chipyard https://github.com/ucb-bar/chipyard☆21Apr 28, 2026Updated 3 months ago
- Autocomp: Optimize any AI kernel, anywhere.☆147Jul 11, 2026Updated last month
- A configurable SRAM generator☆67Jun 28, 2026Updated last month
- Simulator code of the paper "Dissecting and Modeling the Architecture of Modern GPU Cores"☆109Oct 15, 2025Updated 9 months ago
- Vortex Graphics☆100Oct 2, 2024Updated last year
- ☆15Dec 9, 2025Updated 8 months ago
- This is a brand new implement of GPGPU called Koala GPU which will be compatible with NV GPU micro architecture starting from fermi. It s…☆18May 31, 2026Updated 2 months ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- ☆389Jun 14, 2026Updated 2 months ago
- Chisel RISC-V Vector 1.0 Implementation☆155Jul 14, 2026Updated last month
- ☆20Jan 2, 2026Updated 7 months ago
- A eDSL framework based on Scala and MLIR, focusing on the Hardware design.☆76Updated this week
- A programming language for writing constraint-based integrated circuit layout generators☆17Jun 17, 2026Updated last month
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆40Jan 16, 2025Updated last year
- FSA: Fusing FlashAttention within a Single Systolic Array☆192Apr 15, 2026Updated 3 months ago
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆19Updated this week
- SimCommand is a library for writing high-performance RTL testbenches with simulation threads in Scala using chiseltest.☆15Aug 30, 2023Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- RISC-V-based many-core neuromorphic architecture☆18Aug 1, 2026Updated last week
- A unified simulation platform that combines hardware and software, enabling pre-silicon, full-stack, closed-loop evaluation of your robot…☆47Updated this week
- Berkeley's Spatial Array Generator☆1,427Jun 30, 2026Updated last month
- MLIR-in as a compiler stack for ucb-bar☆18Updated this week
- A fork of Xiangshan for AI☆56Updated this week
- wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.☆141Jul 21, 2026Updated 3 weeks ago
- The MATLAB Tensor Core: a set of models of tensor cores written in MATLAB☆19Updated this week
- ☆16Aug 26, 2025Updated 11 months ago
- ☆15Jul 28, 2026Updated 2 weeks ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- 这是一个用chisel实现的FP8混合乘加单元☆18Jun 18, 2025Updated last year
- ☆2,205Aug 5, 2026Updated last week
- Open source RTL implementation of Tensor Core, Sparse Tensor Core, BitWave and SparSynergy in the article: "SparSynergy: Unlocking Flexib…☆26Mar 29, 2025Updated last year
- ☆16Jan 25, 2026Updated 6 months ago
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆937Updated this week
- Hardware implementation of an OmniXtend Memory Endpoint/Lowest Point of Coherence.☆20Jan 29, 2026Updated 6 months ago
- A suite of tools for pretty printing, diffing, and exploring abstract syntax trees.☆18Updated this week