chipsalliance / rocket-chip-fpga-shellsLinks
Wrapper shells enabling designs generated by rocket-chip to map onto certain FPGA boards
☆19Updated 10 months ago
Alternatives and similar repositories for rocket-chip-fpga-shells
Users that are interested in rocket-chip-fpga-shells are comparing it to the libraries listed below
Sorting:
- Wrappers for open source FPU hardware implementations.☆34Updated last year
- Run Rocket Chip on VCU128☆30Updated 10 months ago
- RTL blocks compatible with the Rocket Chip Generator☆16Updated 6 months ago
- Implements kernels with RISC-V Vector☆22Updated 2 years ago
- Open-source non-blocking L2 cache☆49Updated this week
- Heterogeneous Cluster Interconnect to bind special-purpose HW accelerators with general-purpose cluster cores☆14Updated this week
- ☆15Updated 2 years ago
- ☆14Updated last week
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆29Updated 8 months ago
- Virtualized Accelerator Orchestration for Multi-Tenant Workloads☆19Updated 10 months ago
- ☆39Updated 4 years ago
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆61Updated 3 years ago
- Amazon F1-inspired Xilinx VCU118 hardware design framework☆12Updated 4 years ago
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆30Updated last month
- What if everything is a io_uring?☆16Updated 2 years ago
- Wrapper for ETH Ariane Core☆21Updated last month
- Lower chisel memories to SRAM macros☆12Updated last year
- Minimal RISC-V Chisel design strictly reflecting the ISA document for verification.☆14Updated 4 months ago
- Open-Source EDA workshop for RISC-V community☆12Updated 3 years ago
- A Hardware Pipeline Description Language☆46Updated 2 months ago
- Implementing the Precise Runahead (HPCA'20) in gem5☆12Updated 2 years ago
- (WIP) A relatively simple pipelined RISC-V core, written in Bluespec SystemVerilog☆12Updated 4 years ago
- Synthesisable SIMT-style RISC-V GPGPU☆41Updated 2 months ago
- Open-source high-performance non-blocking cache☆89Updated 2 weeks ago
- Implementation of Pythia: A Customizable Hardware Prefetching Framework Using Online Reinforcement Learning in Chisel HDL. To know more, …☆17Updated 3 years ago
- Virtuoso is a fast, accurate and versatile simulation framework designed for virtual memory research. Virtuoso uses a new simulation met…☆71Updated last week
- My RV64 CPU (Work in progress)☆19Updated 2 years ago
- Quasar 2.0: Chisel equivalent of SweRV-EL2☆30Updated 4 years ago
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆37Updated last year
- CV32E40X Design-Verification environment☆13Updated last year