chipsalliance / rocket-chip-fpga-shellsLinks
Wrapper shells enabling designs generated by rocket-chip to map onto certain FPGA boards
☆19Updated 7 months ago
Alternatives and similar repositories for rocket-chip-fpga-shells
Users that are interested in rocket-chip-fpga-shells are comparing it to the libraries listed below
Sorting:
- RTL blocks compatible with the Rocket Chip Generator☆16Updated 3 months ago
- Open-source non-blocking L2 cache☆43Updated this week
- Run Rocket Chip on VCU128☆30Updated 7 months ago
- Wrapper for ETH Ariane Core☆20Updated 4 months ago
- Wrappers for open source FPU hardware implementations.☆32Updated last year
- Lower chisel memories to SRAM macros☆12Updated last year
- Minimal RISC-V Chisel design strictly reflecting the ISA document for verification.☆14Updated last month
- A Flexible Cache Architectural Simulator☆14Updated 7 months ago
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆29Updated 5 months ago
- A Rocket-Chip with a Dynamically Randomized LLC☆13Updated 9 months ago
- Quasar 2.0: Chisel equivalent of SweRV-EL2☆30Updated 4 years ago
- Synthesisable SIMT-style RISC-V GPGPU☆36Updated last week
- Open-source high-performance non-blocking cache☆86Updated last month
- Amazon F1-inspired Xilinx VCU118 hardware design framework☆12Updated 4 years ago
- What if everything is a io_uring?☆16Updated 2 years ago
- A Rocket-based RISC-V superscalar in-order core☆33Updated 2 months ago
- A fault-injection framework using Chisel and FIRRTL☆36Updated 2 months ago
- Virtualized Accelerator Orchestration for Multi-Tenant Workloads☆16Updated 7 months ago
- ☆15Updated 2 years ago
- Implements kernels with RISC-V Vector☆22Updated 2 years ago
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆36Updated last year
- Fuzzing General-Purpose Hardware Designs with Software Fuzzers☆17Updated this week
- ☆31Updated 7 months ago
- (WIP) A relatively simple pipelined RISC-V core, written in Bluespec SystemVerilog☆12Updated 3 years ago
- Dump Apple PMU counter definitions from `/usr/share/kpep` in macOS☆14Updated 3 months ago
- A Modular Open-Source Hardware Fuzzing Framework☆33Updated 3 years ago
- Heterogeneous Cluster Interconnect to bind special-purpose HW accelerators with general-purpose cluster cores☆14Updated this week
- This repo contains a RISC-V ISA extension (proposal) to allow recording of control transfer history to on-chip registers, to support usag…☆21Updated 4 months ago
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆62Updated 3 years ago
- This repo includes XiangShan's function units☆26Updated last week