chipsalliance / rocket-chip-fpga-shellsLinks
Wrapper shells enabling designs generated by rocket-chip to map onto certain FPGA boards
☆18Updated 6 months ago
Alternatives and similar repositories for rocket-chip-fpga-shells
Users that are interested in rocket-chip-fpga-shells are comparing it to the libraries listed below
Sorting:
- RTL blocks compatible with the Rocket Chip Generator☆16Updated 2 months ago
- Wrappers for open source FPU hardware implementations.☆32Updated last year
- Wrapper for ETH Ariane Core☆20Updated 3 months ago
- Open-source non-blocking L2 cache☆43Updated this week
- A fault-injection framework using Chisel and FIRRTL☆36Updated last month
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆33Updated last year
- A Rocket-based RISC-V superscalar in-order core☆33Updated last month
- Run Rocket Chip on VCU128☆30Updated 6 months ago
- Useful utilities for BAR projects☆31Updated last year
- Quasar 2.0: Chisel equivalent of SweRV-EL2☆30Updated 4 years ago
- ✔️ Port of RISCOF to check the NEORV32 for RISC-V ISA compatibility.☆34Updated this week
- Lower chisel memories to SRAM macros☆12Updated last year
- (WIP) A relatively simple pipelined RISC-V core, written in Bluespec SystemVerilog☆12Updated 3 years ago
- Amazon F1-inspired Xilinx VCU118 hardware design framework☆12Updated 4 years ago
- Synthesisable SIMT-style RISC-V GPGPU☆36Updated 3 months ago
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆28Updated 4 months ago
- Heterogeneous Cluster Interconnect to bind special-purpose HW accelerators with general-purpose cluster cores☆13Updated last month
- ☆40Updated 2 weeks ago
- Implements kernels with RISC-V Vector☆22Updated 2 years ago
- For contributions of Chisel IP to the chisel community.☆62Updated 7 months ago
- ☆30Updated 6 months ago
- My RV64 CPU (Work in progress)☆19Updated 2 years ago
- A DMA Controller for RISCV CPUs☆14Updated 9 years ago
- Minimal RISC-V Chisel design strictly reflecting the ISA document for verification.☆14Updated 3 weeks ago
- Virtualized Accelerator Orchestration for Multi-Tenant Workloads☆16Updated 7 months ago
- ☆18Updated 2 years ago
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆54Updated 4 years ago
- Chisel Fixed-Point Arithmetic Library☆14Updated 5 months ago
- BOOM's Simulation Accelerator.☆14Updated 3 years ago
- Virtio front-end and back-end bridge, implemented with FPGA.☆28Updated 4 years ago