chipsalliance / rocket-chip-fpga-shellsLinks
Wrapper shells enabling designs generated by rocket-chip to map onto certain FPGA boards
☆19Updated 9 months ago
Alternatives and similar repositories for rocket-chip-fpga-shells
Users that are interested in rocket-chip-fpga-shells are comparing it to the libraries listed below
Sorting:
- Wrappers for open source FPU hardware implementations.☆33Updated last year
- RTL blocks compatible with the Rocket Chip Generator☆16Updated 5 months ago
- Run Rocket Chip on VCU128☆30Updated 9 months ago
- Amazon F1-inspired Xilinx VCU118 hardware design framework☆12Updated 4 years ago
- Heterogeneous Cluster Interconnect to bind special-purpose HW accelerators with general-purpose cluster cores☆14Updated last week
- ☆15Updated 2 years ago
- ☆14Updated 2 weeks ago
- Virtualized Accelerator Orchestration for Multi-Tenant Workloads☆18Updated 9 months ago
- Open-source non-blocking L2 cache☆48Updated this week
- A Hardware Pipeline Description Language☆45Updated 2 months ago
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆29Updated 7 months ago
- Implements kernels with RISC-V Vector☆22Updated 2 years ago
- Wrapper for ETH Ariane Core☆21Updated last week
- Quasar 2.0: Chisel equivalent of SweRV-EL2☆30Updated 4 years ago
- Synthesisable SIMT-style RISC-V GPGPU☆40Updated 2 months ago
- CV32E40X Design-Verification environment☆13Updated last year
- Minimal RISC-V Chisel design strictly reflecting the ISA document for verification.☆14Updated 3 months ago
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆30Updated 3 weeks ago
- ☆19Updated last year
- Chisel3 AXI4-{Lite, Full, Stream} Definitions☆15Updated 6 years ago
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆62Updated 3 years ago
- Open-Source EDA workshop for RISC-V community☆12Updated 3 years ago
- Implementation of Pythia: A Customizable Hardware Prefetching Framework Using Online Reinforcement Learning in Chisel HDL. To know more, …☆17Updated 3 years ago
- (WIP) A relatively simple pipelined RISC-V core, written in Bluespec SystemVerilog☆12Updated 4 years ago
- A fault-injection framework using Chisel and FIRRTL☆37Updated 4 months ago
- Intel Compiler for SystemC☆24Updated 2 years ago
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆37Updated last year
- Lower chisel memories to SRAM macros☆12Updated last year
- Open-source high-performance non-blocking cache☆88Updated last week
- ☆39Updated 4 years ago