chipsalliance / rocket-chip-fpga-shellsLinks
Wrapper shells enabling designs generated by rocket-chip to map onto certain FPGA boards
☆20Updated last year
Alternatives and similar repositories for rocket-chip-fpga-shells
Users that are interested in rocket-chip-fpga-shells are comparing it to the libraries listed below
Sorting:
- RTL blocks compatible with the Rocket Chip Generator☆16Updated 8 months ago
- Run Rocket Chip on VCU128☆30Updated 2 months ago
- Wrappers for open source FPU hardware implementations.☆35Updated 3 weeks ago
- Amazon F1-inspired Xilinx VCU118 hardware design framework☆12Updated 4 years ago
- Wrapper for ETH Ariane Core☆21Updated 3 months ago
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆34Updated 11 months ago
- Open-source non-blocking L2 cache☆51Updated this week
- ☆15Updated last week
- Implements kernels with RISC-V Vector☆22Updated 2 years ago
- A fault-injection framework using Chisel and FIRRTL☆36Updated 3 months ago
- ☆15Updated 3 years ago
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆33Updated 4 months ago
- Heterogeneous Cluster Interconnect to bind special-purpose HW accelerators with general-purpose cluster cores☆14Updated 3 weeks ago
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆61Updated 3 years ago
- Virtualized Accelerator Orchestration for Multi-Tenant Workloads☆19Updated last year
- A coverage library for Chisel designs☆11Updated 5 years ago
- A Rocket-based RISC-V superscalar in-order core☆36Updated 2 months ago
- Minimal RISC-V Chisel design strictly reflecting the ISA document for verification.☆16Updated 6 months ago
- Quasar 2.0: Chisel equivalent of SweRV-EL2☆31Updated 4 years ago
- Open-source high-performance non-blocking cache☆92Updated 3 weeks ago
- Lower chisel memories to SRAM macros☆12Updated last year
- Synthesisable SIMT-style RISC-V GPGPU☆48Updated 5 months ago
- A Heterogeneous GPU Platform for Chipyard SoC☆40Updated 2 weeks ago
- (WIP) A relatively simple pipelined RISC-V core, written in Bluespec SystemVerilog☆12Updated 4 years ago
- Chisel3 AXI4-{Lite, Full, Stream} Definitions☆15Updated 6 years ago
- Chisel Cheatsheet☆34Updated 2 years ago
- ☆19Updated last year
- Open-Source EDA workshop for RISC-V community☆12Updated 3 years ago
- A DMA Controller for RISCV CPUs☆13Updated 10 years ago
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆37Updated last year