chipsalliance / rocket-chip-fpga-shells
Wrapper shells enabling designs generated by rocket-chip to map onto certain FPGA boards
☆18Updated 5 months ago
Alternatives and similar repositories for rocket-chip-fpga-shells
Users that are interested in rocket-chip-fpga-shells are comparing it to the libraries listed below
Sorting:
- RTL blocks compatible with the Rocket Chip Generator☆16Updated last month
- Wrappers for open source FPU hardware implementations.☆31Updated last year
- Wrapper for ETH Ariane Core☆20Updated 2 months ago
- Run Rocket Chip on VCU128☆30Updated 5 months ago
- A fault-injection framework using Chisel and FIRRTL☆36Updated last week
- Virtualized Accelerator Orchestration for Multi-Tenant Workloads☆15Updated 5 months ago
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆31Updated last year
- CV32E40X Design-Verification environment☆12Updated last year
- Heterogeneous Cluster Interconnect to bind special-purpose HW accelerators with general-purpose cluster cores☆13Updated this week
- ☆30Updated 5 months ago
- Open-source non-blocking L2 cache☆42Updated last week
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆28Updated 3 months ago
- Useful utilities for BAR projects☆31Updated last year
- Synthesisable SIMT-style RISC-V GPGPU☆33Updated last month
- The 'missing header' for Chisel☆20Updated last month
- Quasar 2.0: Chisel equivalent of SweRV-EL2☆29Updated 4 years ago
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆27Updated 3 months ago
- Chisel artifacts developed under IBM's involvement with the DARPA PERFECT program☆30Updated last week
- ☆20Updated 2 weeks ago
- A Rocket-based RISC-V superscalar in-order core☆33Updated last week
- Implements kernels with RISC-V Vector☆22Updated 2 years ago
- Lower chisel memories to SRAM macros☆12Updated last year
- A DMA Controller for RISCV CPUs☆14Updated 9 years ago
- Wraps the NVDLA project for Chipyard integration☆20Updated last month
- A Flexible Cache Architectural Simulator☆14Updated 5 months ago
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆55Updated 4 years ago
- (WIP) A relatively simple pipelined RISC-V core, written in Bluespec SystemVerilog☆12Updated 3 years ago
- Virtio front-end and back-end bridge, implemented with FPGA.☆28Updated 4 years ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆21Updated this week
- ☆33Updated last month