chipsalliance / rocket-chip-fpga-shellsLinks
Wrapper shells enabling designs generated by rocket-chip to map onto certain FPGA boards
☆19Updated 10 months ago
Alternatives and similar repositories for rocket-chip-fpga-shells
Users that are interested in rocket-chip-fpga-shells are comparing it to the libraries listed below
Sorting:
- Wrappers for open source FPU hardware implementations.☆34Updated last year
- Run Rocket Chip on VCU128☆30Updated 2 weeks ago
- RTL blocks compatible with the Rocket Chip Generator☆16Updated 6 months ago
- CV32E40X Design-Verification environment☆13Updated last year
- Open-source non-blocking L2 cache☆50Updated this week
- ☆15Updated 2 years ago
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆31Updated 2 months ago
- Amazon F1-inspired Xilinx VCU118 hardware design framework☆12Updated 4 years ago
- ☆15Updated 2 weeks ago
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆30Updated 9 months ago
- Implements kernels with RISC-V Vector☆22Updated 2 years ago
- Wrapper for ETH Ariane Core☆21Updated last month
- A fault-injection framework using Chisel and FIRRTL☆36Updated last month
- Heterogeneous Cluster Interconnect to bind special-purpose HW accelerators with general-purpose cluster cores☆14Updated this week
- ☆39Updated 4 years ago
- Synthesisable SIMT-style RISC-V GPGPU☆42Updated 3 months ago
- Minimal RISC-V Chisel design strictly reflecting the ISA document for verification.☆14Updated 4 months ago
- ☆32Updated this week
- Quasar 2.0: Chisel equivalent of SweRV-EL2☆31Updated 4 years ago
- ☆17Updated 3 years ago
- Open-source high-performance non-blocking cache☆90Updated last month
- chipyard in mill :P☆77Updated last year
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆61Updated 3 years ago
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆37Updated last year
- Virtio front-end and back-end bridge, implemented with FPGA.☆28Updated 5 years ago
- Port of original MemTest86+ v5.1 to other architectures (RISC-V for now)☆16Updated 5 years ago
- Based on Chisel3, Rift2Core is a 9-stage, out-of-order, 64-bits RISC-V Core, which supports RV64GC.☆39Updated last year
- ☆19Updated last year
- (WIP) A relatively simple pipelined RISC-V core, written in Bluespec SystemVerilog☆12Updated 4 years ago
- A Hardware Pipeline Description Language☆48Updated 3 months ago