chipsalliance / rocket-chip-fpga-shells
Wrapper shells enabling designs generated by rocket-chip to map onto certain FPGA boards
☆16Updated last month
Alternatives and similar repositories for rocket-chip-fpga-shells:
Users that are interested in rocket-chip-fpga-shells are comparing it to the libraries listed below
- RTL blocks compatible with the Rocket Chip Generator☆14Updated 6 months ago
- Wrapper for ETH Ariane Core☆19Updated 5 months ago
- Wrappers for open source FPU hardware implementations.☆30Updated 9 months ago
- Run Rocket Chip on VCU128☆29Updated last month
- (WIP) A relatively simple pipelined RISC-V core, written in Bluespec SystemVerilog☆12Updated 3 years ago
- A Rocket-based RISC-V superscalar in-order core☆29Updated 2 months ago
- Lower chisel memories to SRAM macros☆11Updated 9 months ago
- Open-source non-blocking L2 cache☆37Updated this week
- An example of on-boarding a PIO block in with duh and wake☆12Updated 4 years ago
- Heterogeneous Cluster Interconnect to bind special-purpose HW accelerators with general-purpose cluster cores☆12Updated this week
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆29Updated 8 months ago
- Synthesisable SIMT-style RISC-V GPGPU☆30Updated this week
- ✔️Port of RISCOF to check the NEORV32 for RISC-V ISA compatibility.☆30Updated this week
- What if everything is a io_uring?☆16Updated 2 years ago
- This specification will define the RISC-V privilege ISA extensions required to support Supervisor Domain isolation for multi-tenant secur…☆42Updated last month
- Lightweight re-packaging of AsyncQueue library from rocket-chip☆19Updated last year
- A fault-injection framework using Chisel and FIRRTL☆34Updated last year
- Implements kernels with RISC-V Vector☆21Updated last year
- Amazon F1-inspired Xilinx VCU118 hardware design framework☆10Updated 4 years ago
- Port of original MemTest86+ v5.1 to other architectures (RISC-V for now)☆15Updated 4 years ago
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆26Updated 2 months ago
- Useful utilities for BAR projects☆30Updated last year
- A coverage library for Chisel designs☆11Updated 4 years ago
- ☆16Updated last year
- A DMA Controller for RISCV CPUs☆14Updated 9 years ago
- Virtio front-end and back-end bridge, implemented with FPGA.☆28Updated 4 years ago
- ☆27Updated last month
- The 'missing header' for Chisel☆18Updated 3 months ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆42Updated 2 months ago
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆52Updated 4 years ago