chipsalliance / rocket-chip-fpga-shellsLinks
Wrapper shells enabling designs generated by rocket-chip to map onto certain FPGA boards
☆18Updated 6 months ago
Alternatives and similar repositories for rocket-chip-fpga-shells
Users that are interested in rocket-chip-fpga-shells are comparing it to the libraries listed below
Sorting:
- RTL blocks compatible with the Rocket Chip Generator☆16Updated 2 months ago
- Wrapper for ETH Ariane Core☆20Updated 2 months ago
- Wrappers for open source FPU hardware implementations.☆31Updated last year
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆31Updated last year
- Open-source non-blocking L2 cache☆43Updated this week
- A fault-injection framework using Chisel and FIRRTL☆36Updated 3 weeks ago
- A Rocket-based RISC-V superscalar in-order core☆33Updated last month
- Run Rocket Chip on VCU128☆30Updated 6 months ago
- Lower chisel memories to SRAM macros☆12Updated last year
- Virtualized Accelerator Orchestration for Multi-Tenant Workloads☆15Updated 6 months ago
- ☆30Updated 5 months ago
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆62Updated 3 years ago
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆28Updated 3 months ago
- Useful utilities for BAR projects☆31Updated last year
- A Flexible Cache Architectural Simulator☆14Updated 5 months ago
- ☆39Updated last year
- Quasar 2.0: Chisel equivalent of SweRV-EL2☆30Updated 4 years ago
- Wraps the NVDLA project for Chipyard integration☆20Updated last month
- A DMA Controller for RISCV CPUs☆14Updated 9 years ago
- For contributions of Chisel IP to the chisel community.☆61Updated 6 months ago
- Chisel Cheatsheet☆33Updated 2 years ago
- Virtio front-end and back-end bridge, implemented with FPGA.☆28Updated 4 years ago
- Amazon F1-inspired Xilinx VCU118 hardware design framework☆12Updated 4 years ago
- Simple UVM environment for experimenting with Verilator.☆21Updated last month
- Chisel Fixed-Point Arithmetic Library☆14Updated 4 months ago
- Open-source high-performance non-blocking cache☆82Updated last week
- Minimal RISC-V Chisel design strictly reflecting the ISA document for verification.☆14Updated this week
- The 'missing header' for Chisel☆20Updated 2 months ago
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆26Updated 4 months ago
- This repo contains a RISC-V ISA extension (proposal) to allow recording of control transfer history to on-chip registers, to support usag…☆21Updated 3 months ago