chipsalliance / rocket-chip-fpga-shellsLinks
Wrapper shells enabling designs generated by rocket-chip to map onto certain FPGA boards
☆20Updated last year
Alternatives and similar repositories for rocket-chip-fpga-shells
Users that are interested in rocket-chip-fpga-shells are comparing it to the libraries listed below
Sorting:
- Wrappers for open source FPU hardware implementations.☆35Updated last week
- Run Rocket Chip on VCU128☆30Updated last month
- RTL blocks compatible with the Rocket Chip Generator☆16Updated 8 months ago
- Implements kernels with RISC-V Vector☆22Updated 2 years ago
- ☆15Updated this week
- Amazon F1-inspired Xilinx VCU118 hardware design framework☆12Updated 4 years ago
- Wrapper for ETH Ariane Core☆21Updated 3 months ago
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆32Updated 3 months ago
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆34Updated 10 months ago
- ☆15Updated 2 years ago
- Minimal RISC-V Chisel design strictly reflecting the ISA document for verification.☆15Updated 6 months ago
- (WIP) A relatively simple pipelined RISC-V core, written in Bluespec SystemVerilog☆12Updated 4 years ago
- Open-source non-blocking L2 cache☆50Updated this week
- CV32E40X Design-Verification environment☆15Updated last year
- Open-source high-performance non-blocking cache☆91Updated this week
- Heterogeneous Cluster Interconnect to bind special-purpose HW accelerators with general-purpose cluster cores☆14Updated last week
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆61Updated 3 years ago
- Virtualized Accelerator Orchestration for Multi-Tenant Workloads☆19Updated last year
- Quasar 2.0: Chisel equivalent of SweRV-EL2☆31Updated 4 years ago
- Lower chisel memories to SRAM macros☆12Updated last year
- My RV64 CPU (Work in progress)☆19Updated 2 years ago
- chipyard in mill :P☆77Updated 2 years ago
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆37Updated last year
- A fault-injection framework using Chisel and FIRRTL☆36Updated 2 months ago
- A Hardware Pipeline Description Language☆49Updated 4 months ago
- What if everything is a io_uring?☆16Updated 3 years ago
- ☆19Updated last year
- The 'missing header' for Chisel☆21Updated 8 months ago
- A set of tools that automate the execution of scarab simulations☆18Updated this week
- Synthesisable SIMT-style RISC-V GPGPU☆44Updated 4 months ago