riscv-boom / boom-templateLinks
DEPRECATED. Please use Chipyard (https://github.com/ucb-bar/chipyard) to build BOOM
☆35Updated 5 years ago
Alternatives and similar repositories for boom-template
Users that are interested in boom-template are comparing it to the libraries listed below
Sorting:
- Tests for example Rocket Custom Coprocessors☆74Updated 5 years ago
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆42Updated 2 years ago
- Basic floating-point components for RISC-V processors☆65Updated 5 years ago
- Port fpga-zynq (rocket-chip) to Xilinx ZYNQ Ultrascale+ board (ZCU102)☆61Updated 2 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆56Updated this week
- ☆81Updated last year
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆62Updated last year
- CVA6 SDK containing RISC-V tools and Buildroot☆66Updated 11 months ago
- A Style Guide for the Chisel Hardware Construction Language☆107Updated 3 years ago
- ☆33Updated 2 months ago
- Software tools that support rocket-chip (GNU toolchain, ISA simulator, tests)☆55Updated last year
- Pure digital components of a UCIe controller☆63Updated this week
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆54Updated 4 years ago
- For contributions of Chisel IP to the chisel community.☆61Updated 6 months ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆77Updated this week
- Setup scripts and files needed to compile CoreMark on RISC-V☆68Updated 10 months ago
- Support for Rocket Chip on Zynq FPGAs☆40Updated 6 years ago
- Wrapper for Rocket-Chip on FPGAs☆134Updated 2 years ago
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆27Updated 4 years ago
- OmniXtend cache coherence protocol☆82Updated 4 years ago
- educational microarchitectures for risc-v isa☆66Updated 6 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated last year
- pulp_soc is the core building component of PULP based SoCs☆79Updated 2 months ago
- Platform Level Interrupt Controller☆40Updated last year
- ☆58Updated 4 years ago
- AXI Adapter(s) for RISC-V Atomic Operations☆64Updated 3 weeks ago
- Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA"☆42Updated 4 years ago
- Open source high performance IEEE-754 floating unit☆72Updated last year
- FPGA reference design for the the Swerv EH1 Core☆71Updated 5 years ago
- Advanced Architecture Labs with CVA6☆61Updated last year