riscv-boom / boom-template
DEPRECATED. Please use Chipyard (https://github.com/ucb-bar/chipyard) to build BOOM
☆35Updated 5 years ago
Alternatives and similar repositories for boom-template:
Users that are interested in boom-template are comparing it to the libraries listed below
- Tests for example Rocket Custom Coprocessors☆73Updated 5 years ago
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆38Updated 2 years ago
- Port fpga-zynq (rocket-chip) to Xilinx ZYNQ Ultrascale+ board (ZCU102)☆61Updated 2 years ago
- Basic floating-point components for RISC-V processors☆65Updated 5 years ago
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆26Updated 4 years ago
- AXI Adapter(s) for RISC-V Atomic Operations☆62Updated 6 months ago
- Public release☆50Updated 5 years ago
- ☆53Updated 4 years ago
- Support for Rocket Chip on Zynq FPGAs☆40Updated 5 years ago
- Examples for creating AXI-interfaced peripherals in Chisel☆74Updated 9 years ago
- A Style Guide for the Chisel Hardware Construction Language☆107Updated 3 years ago
- For contributions of Chisel IP to the chisel community.☆59Updated 4 months ago
- Software tools that support rocket-chip (GNU toolchain, ISA simulator, tests)☆54Updated last year
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆101Updated last year
- Pure digital components of a UCIe controller☆57Updated last week
- A template for building new projects/platforms using the BOOM core.☆24Updated 6 years ago
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆53Updated 4 years ago
- educational microarchitectures for risc-v isa☆66Updated 6 years ago
- ☆78Updated last year
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆51Updated 4 years ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆59Updated last year
- pulp_soc is the core building component of PULP based SoCs☆79Updated 2 weeks ago
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆73Updated 7 years ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆19Updated last month
- Chisel Learning Journey☆108Updated last year
- ☆71Updated 10 years ago
- Vector processor for RISC-V vector ISA☆116Updated 4 years ago
- Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA"☆42Updated 4 years ago
- ☆67Updated 2 years ago
- Setup scripts and files needed to compile CoreMark on RISC-V☆65Updated 8 months ago