riscv-boom / boom-templateLinks
DEPRECATED. Please use Chipyard (https://github.com/ucb-bar/chipyard) to build BOOM
☆37Updated 6 years ago
Alternatives and similar repositories for boom-template
Users that are interested in boom-template are comparing it to the libraries listed below
Sorting:
- ☆82Updated last year
- A Style Guide for the Chisel Hardware Construction Language☆108Updated 4 years ago
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- Port fpga-zynq (rocket-chip) to Xilinx ZYNQ Ultrascale+ board (ZCU102)☆64Updated 2 years ago
- CVA6 SDK containing RISC-V tools and Buildroot☆76Updated last month
- Basic floating-point components for RISC-V processors☆67Updated 6 years ago
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆163Updated last year
- Chisel Learning Journey☆111Updated 2 years ago
- educational microarchitectures for risc-v isa☆67Updated 6 years ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated last month
- Examples for creating AXI-interfaced peripherals in Chisel☆76Updated 10 years ago
- Provides dot visualizations of chisel/firrtl circuits☆122Updated 2 years ago
- Advanced Interface Bus (AIB) die-to-die hardware open source☆145Updated last year
- ☆88Updated 3 years ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆94Updated last month
- ☆80Updated 11 years ago
- An open-source UCIe controller implementation☆81Updated last week
- Public release☆58Updated 6 years ago
- Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA"☆43Updated 5 years ago
- Setup scripts and files needed to compile CoreMark on RISC-V☆72Updated last year
- Chisel components for FPGA projects☆128Updated 2 years ago
- Vector processor for RISC-V vector ISA☆134Updated 5 years ago
- A dynamic verification library for Chisel.☆159Updated last year
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆114Updated 2 years ago
- ☆70Updated 4 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆60Updated last month
- ☆66Updated 3 years ago
- Comment on the rocket-chip source code☆179Updated 7 years ago
- BlackParrot on Zynq☆47Updated 3 weeks ago
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆185Updated last year