riscv-boom / boom-templateView external linksLinks
DEPRECATED. Please use Chipyard (https://github.com/ucb-bar/chipyard) to build BOOM
☆37Oct 23, 2019Updated 6 years ago
Alternatives and similar repositories for boom-template
Users that are interested in boom-template are comparing it to the libraries listed below
Sorting:
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 5 years ago
- Wrapper for ETH Ariane Core☆22Sep 2, 2025Updated 5 months ago
- ☆13Feb 13, 2021Updated 5 years ago
- Provides dot visualizations of chisel/firrtl circuites☆13Mar 12, 2019Updated 6 years ago
- Support for Rocket Chip on Zynq FPGAs☆40Apr 24, 2019Updated 6 years ago
- ☆87Jan 30, 2026Updated 2 weeks ago
- A prototype GUI for chisel-development☆51Jun 9, 2020Updated 5 years ago
- Chisel Learning Journey☆111Apr 5, 2023Updated 2 years ago
- Models of finite automata (DFA, NFA) with support of common operations and easily readable creation of objects☆14Feb 4, 2019Updated 7 years ago
- System-on-chip design for NOP in NSCSCC 2023.☆12Aug 21, 2023Updated 2 years ago
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆56Nov 24, 2019Updated 6 years ago
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆29Oct 12, 2025Updated 4 months ago
- Software workload management tool for RISC-V based SoC research. This is the default workload management tool for Chipyard and FireSim.☆87Oct 9, 2025Updated 4 months ago
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,072Feb 5, 2026Updated last week
- Designed a pipelined calculation engine to read input/weights of neuron and compute/store results in SystemVerilog. Implemented fabric to…☆12Feb 12, 2019Updated 7 years ago
- Simple MIDAS Examples☆12Nov 25, 2018Updated 7 years ago
- Lightweight re-packaging of AsyncQueue library from rocket-chip☆19Jun 23, 2023Updated 2 years ago
- Chisel3 AXI4-{Lite, Full, Stream} Definitions☆15Dec 31, 2018Updated 7 years ago
- ☆82Feb 27, 2024Updated last year
- A fault-injection framework using Chisel and FIRRTL☆36Sep 17, 2025Updated 4 months ago
- RocketChip RoCC Accelerator template (Risc-V, Chisel )(加速器开发项目框架)☆15Sep 5, 2019Updated 6 years ago
- ☆10Jun 9, 2022Updated 3 years ago
- Wrapper shells enabling designs generated by rocket-chip to map onto certain FPGA boards☆20Nov 27, 2024Updated last year
- The 'missing header' for Chisel☆23Feb 5, 2026Updated last week
- A vector processor implemented in Chisel☆21Aug 3, 2014Updated 11 years ago
- AXI X-Bar☆19Apr 8, 2020Updated 5 years ago
- 第一届 RISC-V 中国峰会的幻灯片等资料存放☆38Nov 17, 2022Updated 3 years ago
- Raptor is an SoC Design Template based on Arm Cortex M0 or M3 core.☆22Oct 9, 2019Updated 6 years ago
- A collection of notes related to RISC-V before they are processed and digested☆18Dec 19, 2017Updated 8 years ago
- ☆20Mar 1, 2021Updated 4 years ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,138Updated this week
- Comment on the rocket-chip source code☆179Oct 19, 2018Updated 7 years ago
- ☆23Oct 8, 2019Updated 6 years ago
- The 3rd Iteration of the Berkeley RISC-V DMA Accelerator☆28Nov 21, 2019Updated 6 years ago
- ☆22Feb 22, 2020Updated 5 years ago
- Chisel/Firrtl execution engine☆155Aug 21, 2024Updated last year
- Useful utilities for BAR projects☆32Jan 3, 2024Updated 2 years ago
- Intel Compiler for SystemC☆27Jun 1, 2023Updated 2 years ago
- Designs, infrastructure, and experiments around Race Logic☆25Jun 25, 2020Updated 5 years ago