riscv-boom / boom-templateLinks
DEPRECATED. Please use Chipyard (https://github.com/ucb-bar/chipyard) to build BOOM
☆36Updated 5 years ago
Alternatives and similar repositories for boom-template
Users that are interested in boom-template are comparing it to the libraries listed below
Sorting:
- Tests for example Rocket Custom Coprocessors☆74Updated 5 years ago
- Port fpga-zynq (rocket-chip) to Xilinx ZYNQ Ultrascale+ board (ZCU102)☆62Updated 2 years ago
- ☆81Updated last year
- Pure digital components of a UCIe controller☆63Updated this week
- A Style Guide for the Chisel Hardware Construction Language☆107Updated 3 years ago
- Setup scripts and files needed to compile CoreMark on RISC-V☆68Updated 11 months ago
- CVA6 SDK containing RISC-V tools and Buildroot☆66Updated last year
- Chisel Learning Journey☆109Updated 2 years ago
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆42Updated 2 years ago
- Wrapper for Rocket-Chip on FPGAs☆134Updated 2 years ago
- Support for Rocket Chip on Zynq FPGAs☆40Updated 6 years ago
- ☆59Updated 4 years ago
- Basic floating-point components for RISC-V processors☆65Updated 5 years ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆84Updated this week
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆53Updated 5 years ago
- AXI Adapter(s) for RISC-V Atomic Operations☆64Updated last month
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆57Updated this week
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆54Updated 4 years ago
- Provides various testers for chisel users☆100Updated 2 years ago
- ☆66Updated 3 years ago
- Platform Level Interrupt Controller☆41Updated last year
- pulp_soc is the core building component of PULP based SoCs☆80Updated 3 months ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- educational microarchitectures for risc-v isa☆66Updated 6 years ago
- upstream: https://github.com/RALC88/gem5☆31Updated 2 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆105Updated last year
- Open source high performance IEEE-754 floating unit☆75Updated last year
- ☆75Updated 10 years ago
- Software tools that support rocket-chip (GNU toolchain, ISA simulator, tests)☆55Updated last year
- Provides dot visualizations of chisel/firrtl circuits☆119Updated 2 years ago