eanchlia / NN_Network_On_ChipLinks
Designed a pipelined calculation engine to read input/weights of neuron and compute/store results in SystemVerilog. Implemented fabric to interface four instances of neural engine with AHB bus to create NOC.
☆12Updated 6 years ago
Alternatives and similar repositories for NN_Network_On_Chip
Users that are interested in NN_Network_On_Chip are comparing it to the libraries listed below
Sorting:
- UVM testbench for verifying the Pulpino SoC☆14Updated 5 years ago
- ☆16Updated 6 years ago
- Functional Verification the MMU (Memory Management Unit) of a multiprocessor with Data Cache and Instruction Cache☆13Updated 9 years ago
- verification of simple axi-based cache☆18Updated 6 years ago
- SystemC simulator of a highly customizable Nostrum network-on-chip (NoC).☆14Updated 11 years ago
- Andes Vector Extension support added to riscv-dv☆17Updated 5 years ago
- DMA core compatible with AHB3-Lite☆10Updated 6 years ago
- CS533 Course Project (ongoing) - Exploring Parallel Architectures for Neural Processing Unit Implementations☆19Updated 8 years ago
- ☆12Updated 9 years ago
- Verification of DMA Controller for 8086 Microprocessor Systems using OO Test bench☆12Updated 5 years ago
- CNN accelerator using NoC architecture☆16Updated 6 years ago
- Synchronous FIFO design & verification using systemVerilog Assertions☆16Updated 4 years ago
- Direct Access Memory for MPSoC☆13Updated 3 months ago
- OpenExSys_CoherentCache a directory-based MESI protocol coherent cache IP.☆14Updated 5 months ago
- AHB-lite, AHB-APB bridge and extended APB side architecture in SystemVerilog☆15Updated last year
- Design and UVM-TB of RISC -V Microprocessor☆25Updated last year
- ☆26Updated 4 years ago
- Network on Chip for MPSoC☆27Updated 3 months ago
- Raptor is an SoC Design Template based on Arm Cortex M0 or M3 core.☆22Updated 5 years ago
- NoC based MPSoC☆11Updated 11 years ago
- A UVM verification with a APB BFM (Bus functional model), connected to two write-only DAC and two read-only ADC slaves. The sequence gene…☆15Updated 7 years ago
- A DDR3 Controller that uses the Xilinx MIG-7 PHY to interface with DDR3 devices.☆11Updated 4 years ago
- WISHBONE DMA/Bridge IP Core☆18Updated 11 years ago
- UVM clock agent which frequency, duty cycle can be configured, clock slow and gating function are also available☆10Updated 5 years ago
- Pipelined Processor which implements RV32i Instruction Set. Also contains pipelined L1 4-way set-associative Instruction Cache, direct-ma…☆13Updated 2 years ago
- EE577b-Course-Project☆17Updated 5 years ago
- RTL code of some arbitration algorithm☆14Updated 6 years ago
- AXI X-Bar☆19Updated 5 years ago
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆14Updated last year
- UVM Clock and Reset Agent☆13Updated 8 years ago