eanchlia / NN_Network_On_ChipView external linksLinks
Designed a pipelined calculation engine to read input/weights of neuron and compute/store results in SystemVerilog. Implemented fabric to interface four instances of neural engine with AHB bus to create NOC.
☆12Feb 12, 2019Updated 7 years ago
Alternatives and similar repositories for NN_Network_On_Chip
Users that are interested in NN_Network_On_Chip are comparing it to the libraries listed below
Sorting:
- SystemC simulator of a highly customizable Nostrum network-on-chip (NoC).☆14Apr 20, 2014Updated 11 years ago
- CNN accelerator using NoC architecture☆17Dec 6, 2018Updated 7 years ago
- ☆16Apr 21, 2019Updated 6 years ago
- soc integration script and integration smoke script☆24Sep 12, 2022Updated 3 years ago
- ☆38Jun 3, 2024Updated last year
- ☆20Aug 22, 2022Updated 3 years ago
- ☆18Aug 11, 2022Updated 3 years ago
- Generate a Verilog Source file and testbench file for a given Moore FSM☆17Nov 18, 2012Updated 13 years ago
- a scaleable ring topology network on chip (NoC) implemented in BSV☆12Oct 14, 2014Updated 11 years ago
- EE577b-Course-Project☆19May 6, 2020Updated 5 years ago
- Network-on-Chip simulator (Booksim) with hooks for co-simulating RTL designs in Verilog.☆25Nov 2, 2015Updated 10 years ago
- A RISC-V Symmetric Multiprocessor(SMP) based on TileLink and can run Linux OS☆34Oct 23, 2025Updated 3 months ago
- Extending BookSim2.0 and HotSpot6.0 for Power, Performance and Thermal evaluation of 3D NoC Architectures☆12Aug 9, 2019Updated 6 years ago
- Verilog-Based-NoC-Simulator☆10May 4, 2016Updated 9 years ago
- Small and simple, primitive SoC with GPU, CPU, RAM, GPIO☆13Dec 29, 2016Updated 9 years ago
- Ratatoskr NoC Simulator☆29Apr 13, 2021Updated 4 years ago
- ☆12Nov 11, 2015Updated 10 years ago
- Verilog code that does 2D Low Pass Filter on a greyscale image☆10Sep 22, 2015Updated 10 years ago
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 5 years ago
- RISC-V CPU in SystemVerilog & Custom Migen-based SoC Generator☆10Dec 29, 2021Updated 4 years ago
- 第四届全国大学生嵌入式比赛SoC☆11Apr 1, 2022Updated 3 years ago
- Generic AHB master stub☆12Jul 17, 2014Updated 11 years ago
- 位宽和深度可定制的异步FIFO☆13May 29, 2024Updated last year
- 标准视频时序生成器☆10Feb 9, 2020Updated 6 years ago
- A DDR3 Controller that uses the Xilinx MIG-7 PHY to interface with DDR3 devices.☆11Aug 22, 2021Updated 4 years ago
- A simple spidergon network-on-chip with wormhole switching feature☆12Mar 22, 2021Updated 4 years ago
- ☆11Mar 10, 2023Updated 2 years ago
- Functional Verification the MMU (Memory Management Unit) of a multiprocessor with Data Cache and Instruction Cache☆13Nov 9, 2015Updated 10 years ago
- AXI DMA Check: A utility to measure DMA speeds in simulation☆15Jan 22, 2025Updated last year
- ☆14Feb 24, 2025Updated 11 months ago
- Direct Access Memory for MPSoC☆13Jan 27, 2026Updated 2 weeks ago
- Implementation of the Snappy compression algorithm as a RoCC accelerator☆12Jul 29, 2019Updated 6 years ago
- DMA core compatible with AHB3-Lite☆10Mar 30, 2019Updated 6 years ago
- Verification of Ethernet Switch System Verilog☆11Oct 21, 2016Updated 9 years ago
- UVM testbench for verifying the Pulpino SoC☆13Mar 23, 2020Updated 5 years ago
- ☆13Feb 13, 2021Updated 5 years ago
- FIR，FFT based on Verilog☆14Dec 3, 2017Updated 8 years ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆28Apr 18, 2019Updated 6 years ago
- LIS Network-on-Chip Implementation☆34Aug 29, 2016Updated 9 years ago