eanchlia / NN_Network_On_Chip
Designed a pipelined calculation engine to read input/weights of neuron and compute/store results in SystemVerilog. Implemented fabric to interface four instances of neural engine with AHB bus to create NOC.
☆12Updated 6 years ago
Alternatives and similar repositories for NN_Network_On_Chip:
Users that are interested in NN_Network_On_Chip are comparing it to the libraries listed below
- verification of simple axi-based cache☆18Updated 5 years ago
- CNN accelerator using NoC architecture☆16Updated 6 years ago
- Andes Vector Extension support added to riscv-dv☆14Updated 4 years ago
- ☆12Updated 9 years ago
- Verilog and matlab implementation of tanh using Cordic algorithm☆9Updated 4 years ago
- SystemC simulator of a highly customizable Nostrum network-on-chip (NoC).☆14Updated 11 years ago
- Verification of DMA Controller for 8086 Microprocessor Systems using OO Test bench☆11Updated 4 years ago
- CS533 Course Project (ongoing) - Exploring Parallel Architectures for Neural Processing Unit Implementations☆19Updated 7 years ago
- ☆26Updated 5 years ago
- ☆16Updated 6 years ago
- Synchronous FIFO design & verification using systemVerilog Assertions☆15Updated 3 years ago
- NoC based MPSoC☆10Updated 10 years ago
- RTL code of some arbitration algorithm☆13Updated 5 years ago
- ☆27Updated 4 years ago
- Functional Verification the MMU (Memory Management Unit) of a multiprocessor with Data Cache and Instruction Cache☆12Updated 9 years ago
- ☆20Updated 5 years ago
- General Purpose AXI Direct Memory Access☆49Updated 11 months ago
- ☆14Updated 2 years ago
- Verilog Code and Logisim simulation of a Weighted Round Robit Arbiter circuit using digital components☆18Updated 7 years ago
- ☆17Updated 10 years ago
- ☆25Updated 3 years ago
- CORE-V MCU UVM Environment and Test Bench☆21Updated 9 months ago
- Various low power labs using sky130☆12Updated 3 years ago
- Development of a Network on Chip Simulation using SystemC.☆31Updated 7 years ago
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆14Updated last year
- uvm_axi4lite is a uvm package for modeling and verifying AXI4 Lite protocol☆20Updated 2 months ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆36Updated 2 years ago
- DMA core compatible with AHB3-Lite☆10Updated 6 years ago
- ☆18Updated 2 years ago
- Network on Chip for MPSoC☆26Updated last week