eanchlia / NN_Network_On_ChipLinks
Designed a pipelined calculation engine to read input/weights of neuron and compute/store results in SystemVerilog. Implemented fabric to interface four instances of neural engine with AHB bus to create NOC.
☆12Updated 6 years ago
Alternatives and similar repositories for NN_Network_On_Chip
Users that are interested in NN_Network_On_Chip are comparing it to the libraries listed below
Sorting:
- CNN accelerator using NoC architecture☆16Updated 6 years ago
- SystemC simulator of a highly customizable Nostrum network-on-chip (NoC).☆14Updated 11 years ago
- ☆16Updated 6 years ago
- verification of simple axi-based cache☆18Updated 6 years ago
- A DDR3 Controller that uses the Xilinx MIG-7 PHY to interface with DDR3 devices.☆11Updated 3 years ago
- Andes Vector Extension support added to riscv-dv☆17Updated 5 years ago
- Verilog Code and Logisim simulation of a Weighted Round Robit Arbiter circuit using digital components☆18Updated 7 years ago
- Verification of DMA Controller for 8086 Microprocessor Systems using OO Test bench☆12Updated 5 years ago
- Raptor is an SoC Design Template based on Arm Cortex M0 or M3 core.☆20Updated 5 years ago
- Various low power labs using sky130☆12Updated 3 years ago
- CS533 Course Project (ongoing) - Exploring Parallel Architectures for Neural Processing Unit Implementations☆19Updated 8 years ago
- SoC Based on ARM Cortex-M3☆32Updated last month
- Functional Verification the MMU (Memory Management Unit) of a multiprocessor with Data Cache and Instruction Cache☆13Updated 9 years ago
- CORE-V MCU UVM Environment and Test Bench☆21Updated 11 months ago
- ☆12Updated 9 years ago
- ☆20Updated 5 years ago
- DMA core compatible with AHB3-Lite☆10Updated 6 years ago
- L1 Data, L1 Instruction and L2 Unified Cache Design FOR RV64IMC☆12Updated 2 years ago
- Pipelined Processor which implements RV32i Instruction Set. Also contains pipelined L1 4-way set-associative Instruction Cache, direct-ma…☆12Updated 2 years ago
- Design and UVM-TB of RISC -V Microprocessor☆23Updated last year
- ☆20Updated 2 years ago
- RTL code of some arbitration algorithm☆14Updated 5 years ago
- ☆12Updated 4 months ago
- ☆27Updated 5 years ago
- Verilog and matlab implementation of tanh using Cordic algorithm☆10Updated 5 years ago
- Verification IP for Watchdog☆11Updated 4 years ago
- AHB-lite, AHB-APB bridge and extended APB side architecture in SystemVerilog☆14Updated last year
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆14Updated last year
- Base on Synopsys platform using VCS,DC,ICC,PT.☆12Updated 4 years ago
- UVM testbench for verifying the Pulpino SoC☆13Updated 5 years ago