Martoni / spi2wb
Drive a Wishbone master bus with an SPI bus.
☆10Updated 3 months ago
Alternatives and similar repositories for spi2wb:
Users that are interested in spi2wb are comparing it to the libraries listed below
- A padring generator for ASICs☆25Updated last year
- ☆20Updated 2 weeks ago
- Examples and design pattern for VHDL verification☆15Updated 8 years ago
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆22Updated last year
- Docker Development Environment for SpinalHDL☆19Updated 7 months ago
- A CIC filter implemented in Verilog☆22Updated 9 years ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆24Updated last month
- A Python package for generating HDL wrappers and top modules for HDL sources☆32Updated last week
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆18Updated 2 years ago
- ☆26Updated last year
- Specification of the Wishbone SoC Interconnect Architecture☆44Updated 2 years ago
- A compact, configurable RISC-V core☆11Updated last week
- ☆13Updated 5 years ago
- Wishbone interconnect utilities☆39Updated last month
- Gate-level visualization generator for SKY130-based chip designs.☆19Updated 3 years ago
- Library of reusable VHDL components☆28Updated last year
- cryptography ip-cores in vhdl / verilog☆40Updated 4 years ago
- USB virtual model in C++ for Verilog☆29Updated 5 months ago
- Using VexRiscv without installing Scala☆37Updated 3 years ago
- Small footprint and configurable Inter-Chip communication cores☆56Updated last month
- A tool for merging the MyHDL workflow with Vivado☆20Updated 4 years ago
- MMC (and derivative standards) host controller☆23Updated 4 years ago
- cocotb extension for nMigen☆16Updated 3 years ago
- ☆12Updated 4 years ago
- Extensible FPGA control platform☆59Updated last year
- High speed C/C++ based behavioural VHDL/Verilog co-simulation memory model☆22Updated 4 months ago
- AXI Formal Verification IP☆20Updated 3 years ago
- ☆18Updated 4 years ago
- sample VCD files☆36Updated last year
- Wishbone to AXI bridge (VHDL)☆40Updated 5 years ago