Martoni / spi2wb

Related projects ⓘ

Alternatives and complementary repositories for spi2wb

• hdlguy / make_for_vivado
  experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.
  ☆22Updated 10 months ago
• pulp-platform / jtag_dpi
  JTAG DPI module for SystemVerilog RTL simulations
  ☆25Updated 9 years ago
• tmeissner / vhdl_verification
  Examples and design pattern for VHDL verification
  ☆15Updated 8 years ago
• alexforencich / xfcp
  Extensible FPGA control platform
  ☆53Updated last year
• plex1 / SpinalDev
  Docker Development Environment for SpinalHDL
  ☆18Updated 3 months ago
• dineshannayya / yifive_r0
  A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program
  ☆17Updated last year
• tmeissner / cryptocores
  cryptography ip-cores in vhdl / verilog
  ☆40Updated 3 years ago
• wyvernSemi / usbModel
  USB virtual model in C++ for Verilog
  ☆28Updated 3 weeks ago
• schang412 / cocotbext-spi
  ☆20Updated last week
• tarik-ibrahimovic / eduBOS5
  A compact, configurable RISC-V core
  ☆11Updated 3 months ago
• YosysHQ / padring
  A padring generator for ASICs
  ☆22Updated last year
• AsFigo / pyslint
  SystemVerilog Linter based on pyslang
  ☆22Updated 7 months ago
• paulscherrerinstitute / psi_common
  Common elements for FPGA Design (FIFOs, RAMs, etc.)
  ☆30Updated last month
• VUnit / tdd-intro
  Example of Test Driven Design with VUnit
  ☆14Updated 2 years ago
• m-labs / VexRiscv-verilog
  Using VexRiscv without installing Scala
  ☆36Updated 3 years ago
• hdl / constraints
  Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards
  ☆42Updated this week
• antmicro / topwrap
  A Python package for generating HDL wrappers and top modules for HDL sources
  ☆23Updated this week
• SymbioticEDA / sva-demos
  SVA examples and demonstration
  ☆16Updated 4 years ago
• chipsalliance / tools-cocotb-verilator-build
  ☆13Updated 4 years ago
• nobodywasishere / VHDLproc
  VHDLproc is a VHDL preprocessor
  ☆24Updated 2 years ago
• wavedrom / vcd-samples
  sample VCD files
  ☆36Updated 8 months ago
• pulp-platform / apb
  APB Logic
  ☆12Updated 8 months ago
• VHDL / news
  VHDL related news.
  ☆24Updated this week
• Xilinx / chipscopy
  ChipScoPy (ChipScope Python API) is an open source Python API to the various ChipScope services provided by the TCF-based (Target Communi…
  ☆47Updated 4 months ago
• airhdl / spi-to-axi-bridge
  An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.
  ☆42Updated 11 months ago
• bpadalino / vhdl-format
  VHDL String Formatting Library
  ☆23Updated 6 months ago
• dpretet / svlogger
  SystemVerilog Logger
  ☆16Updated last year
• enclustra / en_cl_fix
  Fixed-point math library with VHDL, Python and MATLAB support
  ☆18Updated 3 months ago
• Paebbels / PicoBlaze-Library
  The PicoBlaze-Library offers several PicoBlaze devices and code routines to extend a common PicoBlaze environment to a little System on a…
  ☆34Updated 3 years ago
• tmeissner / libvhdl
  Library of reusable VHDL components
  ☆25Updated 8 months ago