Martoni / spi2wbLinks
Drive a Wishbone master bus with an SPI bus.
☆10Updated 7 months ago
Alternatives and similar repositories for spi2wb
Users that are interested in spi2wb are comparing it to the libraries listed below
Sorting:
- A padring generator for ASICs☆25Updated 2 years ago
- Examples and design pattern for VHDL verification☆15Updated 9 years ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆40Updated last week
- ☆14Updated 8 months ago
- Specification of the Wishbone SoC Interconnect Architecture☆50Updated 3 years ago
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆46Updated this week
- USB virtual model in C++ for Verilog☆32Updated last year
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆23Updated 2 years ago
- Docker Development Environment for SpinalHDL☆20Updated last year
- A CIC filter implemented in Verilog☆24Updated 10 years ago
- Wishbone interconnect utilities☆43Updated 10 months ago
- cryptography ip-cores in vhdl / verilog☆41Updated 4 years ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆33Updated 9 months ago
- Extensible FPGA control platform☆61Updated 2 years ago
- Library of reusable VHDL components☆28Updated last year
- The first-ever opensource RTL core for PCIE EndPoint. Without vendor-locked HMs for Data Link, Transaction, Application layers; With stan…☆51Updated 3 weeks ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- Gate-level visualization generator for SKY130-based chip designs.☆21Updated 4 years ago
- Quick'n'dirty FuseSoC+cocotb example☆19Updated last year
- Virtual development board for HDL design☆42Updated 2 years ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆20Updated 2 years ago
- VS Code extension for SystemVerilog design navigation and RTL tracing. Seamlessly integrates with waveform viewer for post-simulation deb…☆29Updated last month
- UART cocotb module☆11Updated 4 years ago
- Universal Advanced JTAG Debug Interface☆17Updated last year
- High speed C/C++ based behavioural VHDL/Verilog co-simulation memory model☆25Updated 5 months ago
- LunaPnR is a place and router for integrated circuits☆47Updated 4 months ago
- SystemVerilog Linter based on pyslang☆31Updated 7 months ago
- IP-core package generator for AXI4/Avalon☆22Updated 7 years ago
- ☆30Updated 8 years ago
- A collection of debugging busses developed and presented at zipcpu.com☆42Updated last year