Martoni / spi2wb
Drive a Wishbone master bus with an SPI bus.
☆10Updated 2 years ago
Related projects ⓘ
Alternatives and complementary repositories for spi2wb
- Examples and design pattern for VHDL verification☆15Updated 8 years ago
- A padring generator for ASICs☆22Updated last year
- USB virtual model in C++ for Verilog☆28Updated last month
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆22Updated 11 months ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆17Updated last year
- Library of reusable VHDL components☆25Updated 8 months ago
- Docker Development Environment for SpinalHDL☆18Updated 3 months ago
- Wishbone interconnect utilities☆37Updated 5 months ago
- A CIC filter implemented in Verilog☆21Updated 9 years ago
- ☆20Updated 2 weeks ago
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆30Updated 2 months ago
- JTAG DPI module for SystemVerilog RTL simulations☆26Updated 9 years ago
- submission repository for efabless mpw6 shuttle☆30Updated 10 months ago
- cryptography ip-cores in vhdl / verilog☆40Updated 3 years ago
- ChipScoPy (ChipScope Python API) is an open source Python API to the various ChipScope services provided by the TCF-based (Target Communi…☆47Updated this week
- Contains source code for sin/cos table verification using UVM☆20Updated 3 years ago
- ☆22Updated last year
- High speed C/C++ based behavioural VHDL/Verilog co-simulation memory model☆22Updated last month
- A compact, configurable RISC-V core☆11Updated last week
- A Python package for generating HDL wrappers and top modules for HDL sources☆23Updated last week
- UART models for cocotb☆23Updated last year
- ☆26Updated last year
- ☆12Updated 3 years ago
- cocotb extension for nMigen☆15Updated 2 years ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆35Updated last year
- Trying to verify Verilog/VHDL designs with formal methods and tools☆41Updated 8 months ago
- Generate symbols from HDL components/modules☆20Updated last year
- MMC (and derivative standards) host controller☆22Updated 4 years ago
- IP-core package generator for AXI4/Avalon☆21Updated 5 years ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆19Updated last month