Martoni / spi2wbLinks
Drive a Wishbone master bus with an SPI bus.
☆10Updated 5 months ago
Alternatives and similar repositories for spi2wb
Users that are interested in spi2wb are comparing it to the libraries listed below
Sorting:
- Examples and design pattern for VHDL verification☆15Updated 9 years ago
- The first-ever opensource RTL stack for PCIE EndPoint. Without vendor-locked HMs for Data Link, Transaction, Application layers; With sta…☆22Updated this week
- Docker Development Environment for SpinalHDL☆20Updated last year
- A Python package for generating HDL wrappers and top modules for HDL sources☆36Updated last week
- A padring generator for ASICs☆25Updated 2 years ago
- UART cocotb module☆11Updated 4 years ago
- cryptography ip-cores in vhdl / verilog☆41Updated 4 years ago
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆45Updated this week
- ☆26Updated 5 months ago
- Peripheral Component Interconnect (PCI) has taken the Express lane long ago, moving to xGbps SerDes... now for the first time in opensour…☆17Updated last month
- USB virtual model in C++ for Verilog☆31Updated 11 months ago
- Generate symbols from HDL components/modules☆21Updated 2 years ago
- Universal Advanced JTAG Debug Interface☆16Updated last year
- Specification of the Wishbone SoC Interconnect Architecture☆46Updated 3 years ago
- Trying to verify Verilog/VHDL designs with formal methods and tools☆42Updated last year
- Fixed-point library with bittrue implementations in VHDL (for FPGA) and python (for simulation)☆23Updated last year
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆29Updated 3 years ago
- This is an example of how TerosHDL can generate your documentation project from the command line. So you can integrate it in your CI work…☆10Updated 3 years ago
- LunaPnR is a place and router for integrated circuits☆47Updated 2 months ago
- ChipScoPy (ChipScope Python API) is an open source Python API to the various ChipScope services provided by the TCF-based (Target Communi…☆61Updated 2 months ago
- Virtual development board for HDL design☆42Updated 2 years ago
- submission repository for efabless mpw6 shuttle☆30Updated last year
- AHB-Lite based SoC for IBEX/SWERV/VEXRISC/...☆14Updated 6 months ago
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆23Updated last year
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆21Updated 2 years ago
- A CIC filter implemented in Verilog☆22Updated 10 years ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- A guide to creating custom AXI-lite slave peripherals using the Xilinx Vivado tools☆41Updated 7 years ago
- VHDL String Formatting Library☆25Updated last year
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆29Updated 7 months ago