Martoni / spi2wb
Drive a Wishbone master bus with an SPI bus.
☆10Updated 3 weeks ago
Alternatives and similar repositories for spi2wb
Users that are interested in spi2wb are comparing it to the libraries listed below
Sorting:
- Examples and design pattern for VHDL verification☆15Updated 9 years ago
- Docker Development Environment for SpinalHDL☆20Updated 9 months ago
- A padring generator for ASICs☆25Updated 2 years ago
- USB virtual model in C++ for Verilog☆30Updated 7 months ago
- ☆21Updated last month
- cryptography ip-cores in vhdl / verilog☆40Updated 4 years ago
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆22Updated last year
- A Python package for generating HDL wrappers and top modules for HDL sources☆32Updated last week
- High speed C/C++ based behavioural VHDL/Verilog co-simulation memory model☆23Updated 5 months ago
- JTAG DPI module for SystemVerilog RTL simulations☆27Updated 9 years ago
- demo project to show how to use vivado tcl scripts to do everything.☆14Updated 9 years ago
- Fixed-point library with bittrue implementations in VHDL (for FPGA) and python (for simulation)☆23Updated 10 months ago
- A compact, configurable RISC-V core☆11Updated last month
- Specification of the Wishbone SoC Interconnect Architecture☆45Updated 2 years ago
- Library of reusable VHDL components☆28Updated last year
- AXI Formal Verification IP☆20Updated 4 years ago
- Generate symbols from HDL components/modules☆21Updated 2 years ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆35Updated 2 years ago
- Extensible FPGA control platform☆60Updated 2 years ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆20Updated 2 years ago
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆44Updated last week
- A CIC filter implemented in Verilog☆22Updated 9 years ago
- Virtual development board for HDL design☆42Updated 2 years ago
- Peripheral Component Interconnect has taken Express lane long ago, going for xGbps SerDes. Now (for the first time) in opensource on the …☆11Updated last week
- SystemVerilog Linter based on pyslang☆30Updated last week
- A tool for merging the MyHDL workflow with Vivado☆20Updated 5 years ago
- Quick'n'dirty FuseSoC+cocotb example☆18Updated 5 months ago
- sample VCD files☆37Updated last year
- ☆13Updated 5 years ago
- Interfacing VHDL and foreign languages with VUnit☆14Updated 5 years ago