Martoni / spi2wbLinks
Drive a Wishbone master bus with an SPI bus.
☆10Updated 9 months ago
Alternatives and similar repositories for spi2wb
Users that are interested in spi2wb are comparing it to the libraries listed below
Sorting:
- cryptography ip-cores in vhdl / verilog☆41Updated 4 years ago
- A padring generator for ASICs☆25Updated 2 years ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆32Updated 3 years ago
- Examples and design pattern for VHDL verification☆15Updated 9 years ago
- Wishbone interconnect utilities☆44Updated last month
- USB virtual model in C++, co-simulating with Verilog, SystemVerilog and VHDL☆32Updated last year
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆46Updated this week
- Virtual development board for HDL design☆42Updated 2 years ago
- Wishbone to AXI bridge (VHDL)☆44Updated 6 years ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆35Updated 11 months ago
- A CIC filter implemented in Verilog☆25Updated 10 years ago
- Universal Advanced JTAG Debug Interface☆17Updated last year
- submission repository for efabless mpw6 shuttle☆31Updated 2 years ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 3 years ago
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆23Updated 2 years ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆56Updated this week
- Python script to transform a VCD file to wavedrom format☆84Updated 3 years ago
- Trying to verify Verilog/VHDL designs with formal methods and tools☆42Updated last year
- Extensible FPGA control platform☆61Updated 2 years ago
- Library of reusable VHDL components☆28Updated last year
- The first-ever opensource RTL core for PCIE EndPoint. Without vendor-locked HMs for Data Link, Transaction, Application layers; With stan…☆54Updated last month
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆53Updated 2 years ago
- Fixed-point library with bittrue implementations in VHDL (for FPGA) and python (for simulation)☆27Updated last year
- Specification of the Wishbone SoC Interconnect Architecture☆49Updated 3 years ago
- Docker Development Environment for SpinalHDL☆20Updated last year
- FPGA250 aboard the eFabless Caravel☆32Updated 5 years ago
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆87Updated 3 months ago
- An open-source VHDL library for FPGA design.☆32Updated 3 years ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆21Updated 2 years ago
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆39Updated 11 months ago