Drive a Wishbone master bus with an SPI bus.
☆10Apr 24, 2025Updated last year
Alternatives and similar repositories for spi2wb
Users that are interested in spi2wb are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Wishbone plumbing written in Chisel3☆10Dec 19, 2024Updated last year
- Real Digital Vivado IP Library☆10Nov 13, 2022Updated 3 years ago
- ☆13Feb 13, 2021Updated 5 years ago
- Utilities for Avalon Memory Map☆11Jun 16, 2026Updated 4 months ago
- Simulations and designs for bit serial ALU implemented in TTL circuitry. Also bit serial cpu architectures - all simulated using H. Neem…☆12Aug 26, 2022Updated 4 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- For contributions of Chisel IP to the chisel community.☆73Sep 17, 2026Updated last month
- Specification of the Wishbone SoC Interconnect Architecture☆54Jun 5, 2022Updated 4 years ago
- FPGA config visualized. demo:☆20Mar 17, 2020Updated 6 years ago
- A fork of TinyMLPerf modified to use our of TensorFlow Lite for Microcontrollers utilises a part of the RISC-V Vector Extension to improv…☆11Jan 18, 2021Updated 5 years ago
- RISC-V RV64IS-compatible processor for the Kestrel-3☆21Feb 24, 2023Updated 3 years ago
- Visualization of OSGi projects using KIELER Lightweight Diagrams (KlighD)☆10Jan 7, 2026Updated 9 months ago
- "Very low cost, tiny (USB thumb size) FPGA board. 1st board with Efinix Trion FPGA and comes with Efinity IDE Solder or unsoldered versio…☆25Nov 11, 2019Updated 6 years ago
- Documentation for the entire CGRAFlow☆19Sep 17, 2021Updated 5 years ago
- Interface Protocol in Verilog☆52Aug 2, 2019Updated 7 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Quasar 2.0: Chisel equivalent of SweRV-EL2☆35Apr 13, 2021Updated 5 years ago
- A complete HDMI transmitter implementation in VHDL☆21Jun 27, 2025Updated last year
- Impinj r2000 reader.☆11Mar 11, 2020Updated 6 years ago
- There are the documents, floating and fixed-point algorithms, and Verilog codes for the project.☆11Jun 27, 2016Updated 10 years ago
- The ultimate VCD files comparator☆13May 7, 2020Updated 6 years ago
- IP-core package generator for AXI4/Avalon☆22Nov 25, 2018Updated 7 years ago
- OscillatorIMP ecosystem FPGA IP sources☆28Feb 22, 2026Updated 8 months ago
- bpm.is sauce☆10Nov 5, 2021Updated 4 years ago
- Companion code and schematics for my breadboard Z80 series☆11Dec 6, 2020Updated 5 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- ☆15Apr 1, 2026Updated 7 months ago
- ☆18Oct 6, 2025Updated last year
- ☆24Feb 11, 2021Updated 5 years ago
- (Unofficial) UHF RFID Reader SDK☆15Feb 10, 2024Updated 2 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆74Sep 17, 2026Updated last month
- USB virtual model in C++, co-simulating with Verilog, SystemVerilog and VHDL☆36Oct 15, 2024Updated 2 years ago
- ☆11Jul 29, 2020Updated 6 years ago
- A collection of debugging busses developed and presented at zipcpu.com☆45Jan 18, 2024Updated 2 years ago
- Example code for Blackice MX board written in nmigen☆12Jun 1, 2022Updated 4 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- VGA interface for Game boy☆35Dec 6, 2023Updated 2 years ago
- Interface Z80 with machine language monitor running on Arduino☆15Jun 20, 2023Updated 3 years ago
- Useful utilities for BAR projects☆31Jan 3, 2024Updated 2 years ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST API. Compiles on Li…☆27Sep 22, 2026Updated last month
- Example Risc-V SoC with VexRiscv, custom peripherals and bare metal firmware☆13Aug 24, 2020Updated 6 years ago
- OpenFPGA☆34Mar 12, 2018Updated 8 years ago
- Release repository for the SysML v2 Library for AADL☆16Mar 1, 2026Updated 8 months ago