Martoni / spi2wbLinks
Drive a Wishbone master bus with an SPI bus.
☆10Updated 8 months ago
Alternatives and similar repositories for spi2wb
Users that are interested in spi2wb are comparing it to the libraries listed below
Sorting:
- A padring generator for ASICs☆25Updated 2 years ago
- ☆14Updated 9 months ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆20Updated 2 years ago
- Universal Advanced JTAG Debug Interface☆17Updated last year
- Generate symbols from HDL components/modules☆22Updated 2 years ago
- Examples and design pattern for VHDL verification☆15Updated 9 years ago
- Utilities for Avalon Memory Map☆11Updated last year
- The first-ever opensource RTL core for PCIE EndPoint. Without vendor-locked HMs for Data Link, Transaction, Application layers; With stan…☆52Updated last week
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆23Updated 2 years ago
- cryptography ip-cores in vhdl / verilog☆41Updated 4 years ago
- Specification of the Wishbone SoC Interconnect Architecture☆49Updated 3 years ago
- Trying to verify Verilog/VHDL designs with formal methods and tools☆42Updated last year
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆46Updated this week
- SystemVerilog Linter based on pyslang☆31Updated 8 months ago
- Wishbone interconnect utilities☆44Updated 3 weeks ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 3 years ago
- submission repository for efabless mpw6 shuttle☆31Updated 2 years ago
- Virtual development board for HDL design☆42Updated 2 years ago
- ☆27Updated 3 weeks ago
- Python script to transform a VCD file to wavedrom format☆82Updated 3 years ago
- Library of reusable VHDL components☆28Updated last year
- Extensible FPGA control platform☆61Updated 2 years ago
- AHB-Lite based SoC for IBEX/SWERV/VEXRISC/...☆13Updated 9 months ago
- USB virtual model in C++ for Verilog☆32Updated last year
- This project contains Verilog designs and a PCB for the implementation of CSI-2 camera interface to HDMI bridge on a Gatemate FPGA from C…☆19Updated 5 months ago
- SpiceBind – spice inside HDL simulator☆56Updated 6 months ago
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆39Updated 10 months ago
- High speed C/C++ based behavioural VHDL/Verilog co-simulation memory model☆25Updated 6 months ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆32Updated 3 years ago
- UART cocotb module☆11Updated 4 years ago