Drive a Wishbone master bus with an SPI bus.
☆10Apr 24, 2025Updated 11 months ago
Alternatives and similar repositories for spi2wb
Users that are interested in spi2wb are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Utilities for Avalon Memory Map☆11Jul 11, 2024Updated last year
- ☆13Feb 13, 2021Updated 5 years ago
- Simulations and designs for bit serial ALU implemented in TTL circuitry. Also bit serial cpu architectures - all simulated using H. Neem…☆12Aug 26, 2022Updated 3 years ago
- Specification of the Wishbone SoC Interconnect Architecture☆52Jun 5, 2022Updated 3 years ago
- FPGA config visualized. demo:☆20Mar 17, 2020Updated 6 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- RISC-V RV64IS-compatible processor for the Kestrel-3☆21Feb 24, 2023Updated 3 years ago
- Companion code and schematics for my breadboard Z80 series☆11Dec 6, 2020Updated 5 years ago
- "Very low cost, tiny (USB thumb size) FPGA board. 1st board with Efinix Trion FPGA and comes with Efinity IDE Solder or unsoldered versio…☆25Nov 11, 2019Updated 6 years ago
- For contributions of Chisel IP to the chisel community.☆71Nov 7, 2024Updated last year
- IP-core package generator for AXI4/Avalon☆22Nov 25, 2018Updated 7 years ago
- Impinj r2000 reader.☆10Mar 11, 2020Updated 6 years ago
- Simulating Verilog designs on a microcontroller☆14Sep 13, 2022Updated 3 years ago
- A collection of debugging busses developed and presented at zipcpu.com☆43Jan 18, 2024Updated 2 years ago
- USB virtual model in C++, co-simulating with Verilog, SystemVerilog and VHDL☆32Oct 15, 2024Updated last year
- DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- There are the documents, floating and fixed-point algorithms, and Verilog codes for the project.☆11Jun 27, 2016Updated 9 years ago
- VGA interface for Game boy☆34Dec 6, 2023Updated 2 years ago
- Interface Protocol in Verilog☆52Aug 2, 2019Updated 6 years ago
- Example of how to use UVM with Verilator☆39Feb 19, 2026Updated last month
- Example Risc-V SoC with VexRiscv, custom peripherals and bare metal firmware☆13Aug 24, 2020Updated 5 years ago
- A simple 28C16 EEPROM writer for Arduino Nano or Uno☆17Dec 16, 2025Updated 3 months ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆72Dec 17, 2025Updated 3 months ago
- A Basic programmable educational retro-minicomputer equipped with a MOS 6502☆16Feb 19, 2024Updated 2 years ago
- Implementing Domain-Specific Languages with Xtext and Xtend, published by Packt☆14Jan 30, 2023Updated 3 years ago
- DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- A complete HDMI transmitter implementation in VHDL☆21Jun 27, 2025Updated 8 months ago
- bpm.is sauce☆10Nov 5, 2021Updated 4 years ago
- (Unofficial) UHF RFID Reader SDK☆15Feb 10, 2024Updated 2 years ago
- DevKit for Impinj Indy R200☆17Sep 26, 2019Updated 6 years ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST API. Compiles on Li…☆26Mar 8, 2026Updated 2 weeks ago
- A Thoroughly Tested Verilog Implementation of a Z80 Compatible Processor Architecture☆16Mar 31, 2021Updated 4 years ago
- Useful utilities for BAR projects☆32Jan 3, 2024Updated 2 years ago
- Chisel Cheatsheet☆35Apr 13, 2023Updated 2 years ago
- ☆18Oct 6, 2025Updated 5 months ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- An FPGA in your USB Port☆11Jul 1, 2021Updated 4 years ago
- Assume-Guarantee REasoning Environment☆20Dec 3, 2025Updated 3 months ago
- Wishbone interconnect utilities☆44Feb 23, 2026Updated last month
- ☆11Dec 19, 2016Updated 9 years ago
- TF Lite demo on LiteX/VexRiscv soft RISC-V SoC on a Digilent Arty board☆69Jul 5, 2022Updated 3 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆98Jun 6, 2020Updated 5 years ago
- Code examples for Sipeed Tang Nano 9K FPGA board including HDMI 720p and PSRAM controller usage.☆19Aug 21, 2022Updated 3 years ago