Martoni / spi2wbLinks
Drive a Wishbone master bus with an SPI bus.
☆11Updated 6 months ago
Alternatives and similar repositories for spi2wb
Users that are interested in spi2wb are comparing it to the libraries listed below
Sorting:
- Examples and design pattern for VHDL verification☆15Updated 9 years ago
- Trying to verify Verilog/VHDL designs with formal methods and tools☆42Updated last year
- Specification of the Wishbone SoC Interconnect Architecture☆48Updated 3 years ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆39Updated last week
- cryptography ip-cores in vhdl / verilog☆41Updated 4 years ago
- A padring generator for ASICs☆25Updated 2 years ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆45Updated this week
- USB virtual model in C++ for Verilog☆32Updated last year
- Virtual development board for HDL design☆42Updated 2 years ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆21Updated 2 years ago
- The first-ever opensource RTL core for PCIE EndPoint. Without vendor-locked HMs for Data Link, Transaction, Application layers; With stan…☆40Updated last week
- Universal Advanced JTAG Debug Interface☆17Updated last year
- ☆27Updated 7 months ago
- Wishbone interconnect utilities☆43Updated 9 months ago
- Python script to transform a VCD file to wavedrom format☆81Updated 3 years ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆33Updated 9 months ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆31Updated 3 years ago
- This project contains Verilog designs and a PCB for the implementation of CSI-2 camera interface to HDMI bridge on a Gatemate FPGA from C…☆18Updated 3 months ago
- LunaPnR is a place and router for integrated circuits☆47Updated 4 months ago
- Library of reusable VHDL components☆28Updated last year
- Generate symbols from HDL components/modules☆21Updated 2 years ago
- SystemVerilog Linter based on pyslang☆31Updated 6 months ago
- Quick'n'dirty FuseSoC+cocotb example☆18Updated 11 months ago
- SVA examples and demonstration☆17Updated 5 years ago
- Extensible FPGA control platform☆61Updated 2 years ago
- High speed C/C++ based behavioural VHDL/Verilog co-simulation memory model☆25Updated 4 months ago
- This is an example of how TerosHDL can generate your documentation project from the command line. So you can integrate it in your CI work…☆10Updated 3 years ago
- UART cocotb module☆11Updated 4 years ago
- Audio filtering with pyfda and cocotb☆12Updated 5 years ago