Drive a Wishbone master bus with an SPI bus.
☆10Apr 24, 2025Updated 10 months ago
Alternatives and similar repositories for spi2wb
Users that are interested in spi2wb are comparing it to the libraries listed below
Sorting:
- Utilities for Avalon Memory Map☆11Jul 11, 2024Updated last year
- ☆13Feb 13, 2021Updated 5 years ago
- FPGA config visualized. demo:☆20Mar 17, 2020Updated 5 years ago
- Specification of the Wishbone SoC Interconnect Architecture☆52Jun 5, 2022Updated 3 years ago
- "Very low cost, tiny (USB thumb size) FPGA board. 1st board with Efinix Trion FPGA and comes with Efinity IDE Solder or unsoldered versio…☆25Nov 11, 2019Updated 6 years ago
- RISC-V RV64IS-compatible processor for the Kestrel-3☆21Feb 24, 2023Updated 3 years ago
- IP-core package generator for AXI4/Avalon☆22Nov 25, 2018Updated 7 years ago
- Useful utilities for BAR projects☆32Jan 3, 2024Updated 2 years ago
- A complete HDMI transmitter implementation in VHDL☆21Jun 27, 2025Updated 8 months ago
- USB virtual model in C++, co-simulating with Verilog, SystemVerilog and VHDL☆32Oct 15, 2024Updated last year
- There are the documents, floating and fixed-point algorithms, and Verilog codes for the project.☆11Jun 27, 2016Updated 9 years ago
- VGA interface for Game boy☆34Dec 6, 2023Updated 2 years ago
- Example of how to use UVM with Verilator☆39Feb 19, 2026Updated 2 weeks ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST API. Compiles on Li…☆26Updated this week
- For contributions of Chisel IP to the chisel community.☆71Nov 7, 2024Updated last year
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆70Dec 17, 2025Updated 2 months ago
- Chisel Cheatsheet☆35Apr 13, 2023Updated 2 years ago
- ☆31Oct 2, 2023Updated 2 years ago
- ☆33Oct 4, 2017Updated 8 years ago
- Semi-private RTL development upstream of OpenCPI - this is *not* the OpenCPI repo!☆25Oct 19, 2016Updated 9 years ago
- EdgeCortix maintained and extended fork of Apache TVM compiler stack utilized by MERA framework. TVM is an open deep learning compiler st…☆11Dec 22, 2023Updated 2 years ago
- ☆10May 4, 2021Updated 4 years ago
- ☆10Jun 26, 2025Updated 8 months ago
- Hybrid Car Model MATLAB Simulink Simscape☆15Jul 27, 2023Updated 2 years ago
- A collection of debugging busses developed and presented at zipcpu.com☆44Jan 18, 2024Updated 2 years ago
- Raptor end-to-end FPGA Compiler and GUI☆96Dec 11, 2024Updated last year
- XUP Basys3 Boards' LIBs and Projects☆28Apr 25, 2017Updated 8 years ago
- AXI4 BFM in Verilog☆36Dec 13, 2016Updated 9 years ago
- Wishbone to AXI bridge (VHDL)☆44Aug 29, 2019Updated 6 years ago
- ☆41Apr 4, 2021Updated 4 years ago
- ☆11Dec 19, 2016Updated 9 years ago
- build and package Inkscape on macOS☆10Dec 11, 2025Updated 2 months ago
- Implementation of Tagged Memory security policies into Rocket Core☆10Nov 8, 2016Updated 9 years ago
- Build and test environment for CMSIS-Pack containing TensorFlow Lite Micro☆17Updated this week
- Impinj r2000 reader.☆10Mar 11, 2020Updated 5 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆97Jun 6, 2020Updated 5 years ago
- Wishbone interconnect utilities☆44Feb 23, 2026Updated last week
- Mutation Cover with Yosys (MCY)☆91Feb 4, 2026Updated last month
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆97Jun 6, 2020Updated 5 years ago