Martoni / spi2wbLinks
Drive a Wishbone master bus with an SPI bus.
☆10Updated last month
Alternatives and similar repositories for spi2wb
Users that are interested in spi2wb are comparing it to the libraries listed below
Sorting:
- A padring generator for ASICs☆25Updated 2 years ago
- USB virtual model in C++ for Verilog☆30Updated 7 months ago
- Examples and design pattern for VHDL verification☆15Updated 9 years ago
- Specification of the Wishbone SoC Interconnect Architecture☆45Updated 3 years ago
- Docker Development Environment for SpinalHDL☆20Updated 9 months ago
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆22Updated last year
- A compact, configurable RISC-V core☆11Updated 2 months ago
- ☆13Updated 5 years ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆20Updated 2 years ago
- JTAG DPI module for SystemVerilog RTL simulations☆27Updated 9 years ago
- ☆21Updated last month
- demo project to show how to use vivado tcl scripts to do everything.☆15Updated 9 years ago
- cryptography ip-cores in vhdl / verilog☆41Updated 4 years ago
- Small footprint and configurable Inter-Chip communication cores☆58Updated last week
- Library of reusable VHDL components☆28Updated last year
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- sample VCD files☆37Updated last year
- Peripheral Component Interconnect has taken Express lane long ago, going for xGbps SerDes. Now (for the first time) in opensource on the …☆11Updated this week
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆33Updated 3 months ago
- ☆25Updated 3 years ago
- FuseSoc Verification Automation☆22Updated 2 years ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆26Updated 3 months ago
- CologneChip GateMate FPGA Module: GMM-7550☆22Updated this week
- Python script to transform a VCD file to wavedrom format☆77Updated 2 years ago
- Wishbone interconnect utilities☆41Updated 3 months ago
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆44Updated last week
- A Python package for generating HDL wrappers and top modules for HDL sources☆33Updated 3 weeks ago
- Extensible FPGA control platform☆62Updated 2 years ago
- ☆26Updated last year
- IP-core package generator for AXI4/Avalon☆22Updated 6 years ago