FPGA demo for Digilent NEXYS 4 board
☆22Oct 2, 2019Updated 6 years ago
Alternatives and similar repositories for lowrisc-nexys4
Users that are interested in lowrisc-nexys4 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Untethered (stand-alone) FPGA implementation of the lowRISC SoC☆55Oct 2, 2019Updated 6 years ago
- AXI PSRAM Controller IP for use with Digilent Nexys 4☆11Jun 19, 2026Updated last month
- ☆13Feb 13, 2021Updated 5 years ago
- A DMA Controller for RISCV CPUs☆13Aug 10, 2015Updated 11 years ago
- Wishbone <-> AXI converters☆13Jun 1, 2015Updated 11 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Commodore 64 flame effect demo☆10Mar 31, 2019Updated 7 years ago
- P4FPGA is located at github.com/hanw/p4fpga☆13Jan 27, 2017Updated 9 years ago
- Synthesiser for Asynchronous Verilog Language☆20Oct 29, 2014Updated 11 years ago
- 《关于浮点运算：作为程序员都应该了解什么？》☆28Apr 17, 2018Updated 8 years ago
- CMod-S6 SoC☆46Jan 6, 2018Updated 8 years ago
- ☆35Oct 4, 2017Updated 8 years ago
- FPGA-based FFT audio spectrum analyzer☆23Nov 19, 2017Updated 8 years ago
- MATLAB/Octave generator of Hamming ECC coding. Output format is Verilog HDL.☆12Dec 27, 2022Updated 3 years ago
- ☆16Jan 29, 2021Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ASIC Design of the openSPARC Floating Point Unit☆17Mar 13, 2017Updated 9 years ago
- RISC-V port to Parallella Board☆13Aug 22, 2016Updated 9 years ago
- A quick reference/ cheatsheet for the ARM AMBA Advanced eXtensible Interface (AXI)☆31Oct 28, 2018Updated 7 years ago
- PolarFire FPGA sample RISC-V designs☆14Oct 15, 2019Updated 6 years ago
- SystemVerilog wrapper over the Verilog Programming Interface (VPI)☆12Jun 3, 2025Updated last year
- WISHBONE Interconnect☆11Oct 1, 2017Updated 8 years ago
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 6 years ago
- An MIPS pipelined processor with hazard detection for the course VE370 (FA2020) at UMJI.☆11Dec 28, 2020Updated 5 years ago
- ☆10Apr 8, 2021Updated 5 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ☆12Feb 15, 2024Updated 2 years ago
- USB 2.0 Device IP Core☆75Oct 1, 2017Updated 8 years ago
- Bash lexer and grammar in ANTLR4☆13Jun 14, 2021Updated 5 years ago
- Reflection API for SystemVerilog☆14Mar 30, 2026Updated 4 months ago
- Hardware design with Chisel☆36Feb 9, 2023Updated 3 years ago
- Linux porting to NonTrivialMIPS (based on linux-stable)☆12Aug 17, 2019Updated 6 years ago
- A soft multimedia/graphics processor prototype in Chisel 3☆11May 3, 2023Updated 3 years ago
- View the to-do list, submit your homework, and achieve more in your terminal!☆12Jun 3, 2025Updated last year
- SpinalHDL - Cryptography libraries☆62Jul 19, 2024Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A distributed stream querying engine that provides sub-millisecond stateful query at millions of queries per-second over fast-evolving li…☆10Jul 18, 2018Updated 8 years ago
- The Python software library designed to work with OpenBCI hardware.☆11Jun 8, 2017Updated 9 years ago
- ☆14Jul 12, 2013Updated 13 years ago
- USB 1.1 Device IP Core☆21Oct 1, 2017Updated 8 years ago
- 2-core MIPS R10K OoO Processor with Snooping MSI and Pipeline Bus☆14Jan 5, 2018Updated 8 years ago
- ☆11Jan 21, 2019Updated 7 years ago
- Sifive All Aboard 系列文章翻译☆11Nov 26, 2021Updated 4 years ago