FPGA demo for Digilent NEXYS 4 board
☆22Oct 2, 2019Updated 6 years ago
Alternatives and similar repositories for lowrisc-nexys4
Users that are interested in lowrisc-nexys4 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Untethered (stand-alone) FPGA implementation of the lowRISC SoC☆55Oct 2, 2019Updated 6 years ago
- AXI PSRAM Controller IP for use with Digilent Nexys 4☆11May 20, 2022Updated 4 years ago
- The root repo for lowRISC project and FPGA demos.☆600Aug 3, 2023Updated 2 years ago
- ☆13Feb 13, 2021Updated 5 years ago
- ☆18Nov 11, 2019Updated 6 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Bot playing the Google Chrome dino game using OpenCV & C++☆12Dec 5, 2018Updated 7 years ago
- Wishbone <-> AXI converters☆13Jun 1, 2015Updated 11 years ago
- A DMA Controller for RISCV CPUs☆13Aug 10, 2015Updated 10 years ago
- P4FPGA is located at github.com/hanw/p4fpga☆13Jan 27, 2017Updated 9 years ago
- ☆10Nov 8, 2019Updated 6 years ago
- 《关于浮点运算：作为程序员都应该了解什么？》☆27Apr 17, 2018Updated 8 years ago
- Standard HyperRAM core for ECP5 written in Litex/Migen☆14Dec 6, 2019Updated 6 years ago
- CMod-S6 SoC☆45Jan 6, 2018Updated 8 years ago
- ☆33Oct 4, 2017Updated 8 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- MATLAB/Octave generator of Hamming ECC coding. Output format is Verilog HDL.☆12Dec 27, 2022Updated 3 years ago
- Past Pixels Camp t-shirt challenges☆13Apr 1, 2019Updated 7 years ago
- Unofficial mirror of http://sourceware.org/git/binutils-gdb.git☆17Aug 14, 2025Updated 9 months ago
- Self Tuned Openwrt for NanoPi R2S☆11May 11, 2025Updated last year
- Source code for kicadcloud.com☆23Jan 18, 2015Updated 11 years ago
- ASIC Design of the openSPARC Floating Point Unit☆17Mar 13, 2017Updated 9 years ago
- RISC-V port to Parallella Board☆13Aug 22, 2016Updated 9 years ago
- The Python software library designed to work with OpenBCI hardware.☆11Jun 8, 2017Updated 9 years ago
- A quick reference/ cheatsheet for the ARM AMBA Advanced eXtensible Interface (AXI)☆31Oct 28, 2018Updated 7 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- PolarFire FPGA sample RISC-V designs☆14Oct 15, 2019Updated 6 years ago
- Synthesiser for Asynchronous Verilog Language☆20Oct 29, 2014Updated 11 years ago
- AsciiDoc Editor built with Electron and Asciidoctor.js.☆11Feb 3, 2023Updated 3 years ago
- Hardware design with Chisel☆36Feb 9, 2023Updated 3 years ago
- ☆10Apr 8, 2021Updated 5 years ago
- FPGA-based FFT audio spectrum analyzer☆23Nov 19, 2017Updated 8 years ago
- ☆12Feb 15, 2024Updated 2 years ago
- A distributed stream querying engine that provides sub-millisecond stateful query at millions of queries per-second over fast-evolving li…☆10Jul 18, 2018Updated 7 years ago
- USB 2.0 Device IP Core☆75Oct 1, 2017Updated 8 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Reflection API for SystemVerilog☆14Mar 30, 2026Updated 2 months ago
- Bash lexer and grammar in ANTLR4☆13Jun 14, 2021Updated 4 years ago
- A soft multimedia/graphics processor prototype in Chisel 3☆11May 3, 2023Updated 3 years ago
- Main repository of the Open RDF Streaming Benchmark Suite☆17Apr 6, 2025Updated last year
- Open source EDA chip design flow☆50Mar 15, 2017Updated 9 years ago
- ☆10Dec 2, 2022Updated 3 years ago
- ☆19Mar 1, 2019Updated 7 years ago