lowRISC / lowrisc-nexys4Links
FPGA demo for Digilent NEXYS 4 board
☆23Updated 5 years ago
Alternatives and similar repositories for lowrisc-nexys4
Users that are interested in lowrisc-nexys4 are comparing it to the libraries listed below
Sorting:
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆54Updated 5 years ago
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆57Updated 5 years ago
- FPGA reference design for the the Swerv EH1 Core☆71Updated 5 years ago
- ☆47Updated 2 months ago
- ☆32Updated 7 years ago
- Basic floating-point components for RISC-V processors☆66Updated 5 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago
- OmniXtend cache coherence protocol☆82Updated last month
- Platform Level Interrupt Controller☆41Updated last year
- The specification for the FIRRTL language☆58Updated this week
- Yet Another RISC-V Implementation☆96Updated 9 months ago
- Clarvi simple RISC-V processor for teaching☆57Updated 7 years ago
- Home of the specification to connect SemiDynamic's RISC-V cores to your own RISC-V Vector Unit☆37Updated 3 years ago
- Software tools that support rocket-chip (GNU toolchain, ISA simulator, tests)☆55Updated last year
- Chisel Learning Journey☆109Updated 2 years ago
- A fault-injection framework using Chisel and FIRRTL☆36Updated 2 months ago
- Advanced Debug Interface☆15Updated 5 months ago
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆50Updated 8 months ago
- ☆81Updated last year
- Based on Chisel3, Rift2Core is a 9-stage, out-of-order, 64-bits RISC-V Core, which supports RV64GC.☆40Updated last year
- Riscy-SoC is SoC based on RISC-V CPU core, designed in Verilog☆81Updated 5 years ago
- Provides various testers for chisel users☆100Updated 2 years ago
- For contributions of Chisel IP to the chisel community.☆64Updated 8 months ago
- A DMA Controller for RISCV CPUs☆14Updated 9 years ago
- A prototype GUI for chisel-development☆52Updated 5 years ago
- ☆33Updated 3 months ago
- Provides dot visualizations of chisel/firrtl circuits☆120Updated 2 years ago
- (System)Verilog to Chisel translator☆115Updated 3 years ago
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆82Updated 9 months ago
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆42Updated 2 years ago