P4FPGA is located at github.com/hanw/p4fpga
☆13Jan 27, 2017Updated 9 years ago
Alternatives and similar repositories for sonic-lite
Users that are interested in sonic-lite are comparing it to the libraries listed below
Sorting:
- cpp parser for reading a VCD (value change dump) file☆10Jul 15, 2013Updated 12 years ago
- IPXACT Register Map Generator☆11May 9, 2021Updated 4 years ago
- IPXACT packaging utilities for Chisel 3.x using Xilinx Vivado Design Suite.☆12Dec 5, 2018Updated 7 years ago
- Wishbone <-> AXI converters☆13Jun 1, 2015Updated 10 years ago
- ☆18Jul 9, 2025Updated 7 months ago
- ☆13Aug 22, 2022Updated 3 years ago
- Unified Verification Environment☆17Jan 17, 2017Updated 9 years ago
- A library that provides a Qt widget for drawing audio waveforms.☆20Jul 27, 2010Updated 15 years ago
- FPGA demo for Digilent NEXYS 4 board☆22Oct 2, 2019Updated 6 years ago
- This repository is no longer maintained. New repository is here(https://github.com/rggen/rggen).☆18Aug 1, 2019Updated 6 years ago
- Artifacts for the SCVP lecture☆12Nov 17, 2021Updated 4 years ago
- A simple function to add wavedrom diagrams into an ipython notebook.☆24Jan 14, 2022Updated 4 years ago
- ☆11May 31, 2016Updated 9 years ago
- 《关于浮点运算：作为程序员都应该了解什么？》☆27Apr 17, 2018Updated 7 years ago
- A library and command-line tool for querying a Verilog netlist.☆29Jun 13, 2022Updated 3 years ago
- A Value Change Dump (VCD) file parser and analyzer☆24Aug 27, 2020Updated 5 years ago
- Log file scanner used with EDA tools to classify errors and warnings☆12Nov 14, 2022Updated 3 years ago
- Generate an accelerator extension that makes your Antlr parser in Python super-fast!☆31Dec 29, 2024Updated last year
- Import and export IP-XACT XML register models☆37Nov 5, 2025Updated 3 months ago
- imix Low-Power IoT Research Platform☆33Mar 2, 2023Updated 3 years ago
- Yet Another VHDL tool☆30May 15, 2017Updated 8 years ago
- MATLAB/Octave generator of Hamming ECC coding. Output format is Verilog HDL.☆12Dec 27, 2022Updated 3 years ago
- Bluespec SystemVerilog library for use of the IBM Coherent Accelerator-Processor Interface (CAPI)☆11May 25, 2016Updated 9 years ago
- Levarage shared memory buffers between QEMU VMs in go☆11Aug 15, 2024Updated last year
- A tool for modeling FSMs by VHDL or Verilog☆11Updated this week
- Electro - easy commutation schematic editor written in Python + Qt (PyQt)☆14Mar 10, 2020Updated 5 years ago
- Ice40 open source HDMI examples on BlackIce II☆11May 12, 2022Updated 3 years ago
- Bootloader tool for OLS☆22Jul 17, 2016Updated 9 years ago
- This is a SpyDrNet Plugin for a physical design related transformations☆16Jun 13, 2025Updated 8 months ago
- A relatively simple, unified method for reporting on Kubernetes resource issues.☆12Mar 5, 2020Updated 5 years ago
- WWVB emulator using an ESP32☆10Apr 2, 2020Updated 5 years ago
- Node streams2 layer for working with WebRTC data channels☆16Oct 29, 2019Updated 6 years ago
- Reading a SMA SunnyBoy solar inverter with an esp8266 or esp32☆11Feb 9, 2024Updated 2 years ago
- RADIX-4 SRT division☆12Oct 31, 2019Updated 6 years ago
- sample VCD files☆43Feb 13, 2026Updated 2 weeks ago
- Resources from my class on computer architecture design☆10Apr 25, 2018Updated 7 years ago
- A simple web gui for Transmission☆19Sep 25, 2010Updated 15 years ago
- Verilog+VHDL Hierarchy Management tool ( IDE ) wraps around Vim, runs in Linux terminal window.☆12Jan 15, 2017Updated 9 years ago
- Wishbone to ARM AMBA 4 AXI☆16May 25, 2019Updated 6 years ago