TestFloat release 3
☆80Mar 7, 2025Updated last year
Alternatives and similar repositories for berkeley-testfloat-3
Users that are interested in berkeley-testfloat-3 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SoftFloat release 3☆365Nov 3, 2026Updated last week
- ☆397Aug 19, 2026Updated 2 months ago
- ☆10Sep 8, 2023Updated 3 years ago
- Implements kernels with RISC-V Vector☆22Mar 24, 2023Updated 3 years ago
- The 'missing header' for Chisel☆24Feb 5, 2026Updated 9 months ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- A template for developing custom FIRRTL transforms☆10Jan 30, 2020Updated 6 years ago
- A stream to RTL compiler based on MLIR and CIRCT☆17Nov 15, 2022Updated 3 years ago
- RISC-V Vectorized Bencmark Suite. based on https://github.com/RALC88/riscv-vectorized-benchmark-suite☆12Oct 28, 2022Updated 4 years ago
- MATLAB/Octave generator of Hamming ECC coding. Output format is Verilog HDL.☆12Dec 27, 2022Updated 3 years ago
- ☆13Updated this week
- Digital Design Equivalence Checking☆118Updated this week
- The 3rd Iteration of the Berkeley RISC-V DMA Accelerator☆29Nov 21, 2019Updated 6 years ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆651Updated this week
- RISC-V Formal Verification Framework☆224Jul 15, 2026Updated 3 months ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- SPIREG - SPI slave logic for register access☆11Nov 12, 2025Updated 11 months ago
- Original test vector of RISC-V Vector Extension☆14Mar 23, 2021Updated 5 years ago
- A Scala library for Context-Dependent Environments☆50Apr 25, 2024Updated 2 years ago
- Nuclei AI Library Optimized For RISC-V Vector☆16Oct 15, 2025Updated last year
- ☆45Sep 1, 2026Updated 2 months ago
- The RISC-V Architectural Certification Tests (ACTs) are a set of assembly language tests designed to certify that a design faithfully imp…☆809Updated this week
- SpacemiT K3 X100 A100 - random snippets from this RISC-V CPU☆25Sep 8, 2026Updated 2 months ago
- ☆40Mar 6, 2026Updated 8 months ago
- List of SpinalHDL projects, libraries, and learning resources.☆30Jan 6, 2026Updated 10 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆105Apr 16, 2026Updated 6 months ago
- ☆11Oct 29, 2026Updated last week
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆562Oct 16, 2026Updated 3 weeks ago
- A harvard architecture CPU based on RISC-V.☆16Aug 25, 2023Updated 3 years ago
- Python script to transform a VCD file to wavedrom format☆86Aug 18, 2022Updated 4 years ago
- Hardware implementation of an OmniXtend Memory Endpoint/Lowest Point of Coherence.☆20Jan 29, 2026Updated 9 months ago
- Original RISC-V 1.0 implementation. Not supported.☆44Oct 4, 2018Updated 8 years ago
- A Chisel RTL generator for network-on-chip interconnects☆240Nov 7, 2025Updated last year
- The HW-CBMC and EBMC Model Checkers for Verilog☆118Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- An implementation of memcpy for amd64 with clang/gcc☆15Feb 7, 2022Updated 4 years ago
- Consistency checker for memory subsystem traces☆22Oct 10, 2016Updated 10 years ago
- Lecture information☆10Jan 8, 2024Updated 2 years ago
- An LLVM pass to prove that an II works for the given loop for Vitis HLS☆11Aug 22, 2021Updated 5 years ago
- Rust runtime crate for Fomu☆11Aug 4, 2020Updated 6 years ago
- Dockerfile and instruction on how to install and run Vivado using docker container☆10Apr 26, 2019Updated 7 years ago
- A template project for beginning new Chisel work☆709Feb 24, 2026Updated 8 months ago
Are these results useful?