TestFloat release 3
☆73Mar 7, 2025Updated last year
Alternatives and similar repositories for berkeley-testfloat-3
Users that are interested in berkeley-testfloat-3 are comparing it to the libraries listed below
Sorting:
- SoftFloat release 3☆326Mar 7, 2025Updated last year
- ☆368Sep 12, 2025Updated 6 months ago
- Implements kernels with RISC-V Vector☆22Mar 24, 2023Updated 2 years ago
- A template for developing custom FIRRTL transforms☆10Jan 30, 2020Updated 6 years ago
- MATLAB/Octave generator of Hamming ECC coding. Output format is Verilog HDL.☆12Dec 27, 2022Updated 3 years ago
- materials available to the public☆31Feb 20, 2026Updated last month
- Interpreter and compiler for the ISA specification language "Architecture Specification Language" (ASL)☆28Sep 8, 2025Updated 6 months ago
- RISC-V Vectorized Bencmark Suite. based on https://github.com/RALC88/riscv-vectorized-benchmark-suite☆12Oct 28, 2022Updated 3 years ago
- Original test vector of RISC-V Vector Extension☆14Mar 23, 2021Updated 4 years ago
- A harvard architecture CPU based on RISC-V.☆16Aug 25, 2023Updated 2 years ago
- A stream to RTL compiler based on MLIR and CIRCT☆16Nov 15, 2022Updated 3 years ago
- ☆15Dec 9, 2025Updated 3 months ago
- ☆17Nov 19, 2023Updated 2 years ago
- Original RISC-V 1.0 implementation. Not supported.☆42Oct 4, 2018Updated 7 years ago
- Network based loader and flasher for Pano G2 devices☆15Jul 8, 2023Updated 2 years ago
- ☆19Jul 25, 2018Updated 7 years ago
- An LLVM pass to prove that an II works for the given loop for Vitis HLS☆11Aug 22, 2021Updated 4 years ago
- Symbolic execution of LLVM IR☆14Jan 3, 2024Updated 2 years ago
- A naive verilog/systemverilog formatter☆21Mar 22, 2025Updated last year
- Wrappers for open source FPU hardware implementations.☆37Nov 27, 2025Updated 3 months ago
- An implementation of memcpy for amd64 with clang/gcc☆15Feb 7, 2022Updated 4 years ago
- List of SpinalHDL projects, libraries, and learning resources.☆25Jan 6, 2026Updated 2 months ago
- This tools offer many simulation of memory design detail parameter. Then you can setting these parameter to running result in your condit…☆17May 30, 2016Updated 9 years ago
- Base repo of a workable zsim on newer version of Ubuntu, with PIN-2.14 binary (the original zSim no longer works)☆14Nov 20, 2022Updated 3 years ago
- Multiplication using AVX512 and AVX512IFMA instructions☆23Nov 9, 2015Updated 10 years ago
- Tools based upon slang for language server purpose☆22Updated this week
- PLCT工具箱☆30May 29, 2022Updated 3 years ago
- Methodology that leverages FPV to automatically discover covert channels in hardware that is time-shared between processes. AutoCC operat…☆22Oct 25, 2024Updated last year
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆577Mar 11, 2026Updated last week
- Fast Symbolic Repair of Hardware Design Code☆33Jan 20, 2025Updated last year
- Python script to transform a VCD file to wavedrom format☆84Aug 18, 2022Updated 3 years ago
- HYF's high quality verilog codes☆16Dec 25, 2024Updated last year
- A tiny FP8 multiplication unit written in Verilog. TinyTapeout 2 submission.☆14Nov 23, 2022Updated 3 years ago
- RiVEC Bencmark Suite☆128Nov 27, 2024Updated last year
- Wrapper for ETH Ariane Core☆22Sep 2, 2025Updated 6 months ago
- A simplified cache simulator for instructional purposes☆15Dec 30, 2020Updated 5 years ago
- Nix flake for more up-to-date versions of EDA tools☆20Updated this week
- An FPGA in your USB Port☆11Jul 1, 2021Updated 4 years ago
- The 'missing header' for Chisel☆24Feb 5, 2026Updated last month