TestFloat release 3
☆80Mar 7, 2025Updated last year
Alternatives and similar repositories for berkeley-testfloat-3
Users that are interested in berkeley-testfloat-3 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆393Aug 19, 2026Updated 2 months ago
- Implements kernels with RISC-V Vector☆22Mar 24, 2023Updated 3 years ago
- A template for developing custom FIRRTL transforms☆10Jan 30, 2020Updated 6 years ago
- The 'missing header' for Chisel☆24Feb 5, 2026Updated 8 months ago
- A stream to RTL compiler based on MLIR and CIRCT☆17Nov 15, 2022Updated 3 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- RISC-V Vectorized Bencmark Suite. based on https://github.com/RALC88/riscv-vectorized-benchmark-suite☆12Oct 28, 2022Updated 3 years ago
- MATLAB/Octave generator of Hamming ECC coding. Output format is Verilog HDL.☆12Dec 27, 2022Updated 3 years ago
- A tutorial for setting up Symbolic Quick Error Detection (SQED) using the model checker, CoSA, on the Ride Core☆11May 24, 2019Updated 7 years ago
- The 3rd Iteration of the Berkeley RISC-V DMA Accelerator☆28Nov 21, 2019Updated 6 years ago
- Original test vector of RISC-V Vector Extension☆14Mar 23, 2021Updated 5 years ago
- Nuclei AI Library Optimized For RISC-V Vector☆16Oct 15, 2025Updated last year
- A rusty implementation of the Caulk+ lookup algorithm.☆12Dec 18, 2022Updated 3 years ago
- Python script to transform a VCD file to wavedrom format☆86Aug 18, 2022Updated 4 years ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆645Sep 14, 2026Updated last month
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- SpacemiT K3 X100 A100 - random snippets from this RISC-V CPU☆24Sep 8, 2026Updated last month
- Hardware implementation of an OmniXtend Memory Endpoint/Lowest Point of Coherence.☆20Jan 29, 2026Updated 8 months ago
- Digital Design Equivalence Checking☆111Updated this week
- Lecture information☆10Jan 8, 2024Updated 2 years ago
- Network based loader and flasher for Pano G2 devices☆15Jul 8, 2023Updated 3 years ago
- ☆19Jul 25, 2018Updated 8 years ago
- The HW-CBMC and EBMC Model Checkers for Verilog☆116Oct 14, 2026Updated last week
- materials available to the public☆43Sep 24, 2026Updated 3 weeks ago
- ☆18Nov 19, 2023Updated 2 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Original RISC-V 1.0 implementation. Not supported.☆44Oct 4, 2018Updated 8 years ago
- Wrappers for open source FPU hardware implementations.☆37Nov 27, 2025Updated 10 months ago
- A Library for intra-GPU/Inter-SM parallelsim☆15Aug 7, 2026Updated 2 months ago
- An implementation of memcpy for amd64 with clang/gcc☆15Feb 7, 2022Updated 4 years ago
- This tools offer many simulation of memory design detail parameter. Then you can setting these parameter to running result in your condit…☆19May 30, 2016Updated 10 years ago
- ☆25Apr 24, 2026Updated 5 months ago
- An LLVM pass to prove that an II works for the given loop for Vitis HLS☆11Aug 22, 2021Updated 5 years ago
- Continuous profiler for GPU & CPU with eBPF☆26Sep 17, 2026Updated last month
- CLang Plugin for calculating AST hashes☆16Feb 11, 2019Updated 7 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A modern (2017) compilable re-host of the Espresso heuristic logic minimizer.☆175Apr 11, 2020Updated 6 years ago
- Base repo of a workable zsim on newer version of Ubuntu, with PIN-2.14 binary (the original zSim no longer works)☆15Nov 20, 2022Updated 3 years ago
- Sail version of Arm ISA definition, currently for Armv9.3-A, and with the previous Sail Armv8.5-A model☆97Oct 13, 2026Updated last week
- A naive verilog/systemverilog formatter☆22Apr 2, 2026Updated 6 months ago
- RISC-V RV64GC emulator designed for RTL co-simulation☆244Nov 20, 2024Updated last year
- Hardware Formal Verification☆18Aug 10, 2020Updated 6 years ago
- RiVEC Bencmark Suite☆134Nov 27, 2024Updated last year