TestFloat release 3
☆77Mar 7, 2025Updated last year
Alternatives and similar repositories for berkeley-testfloat-3
Users that are interested in berkeley-testfloat-3 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆389Updated this week
- Implements kernels with RISC-V Vector☆22Mar 24, 2023Updated 3 years ago
- A template for developing custom FIRRTL transforms☆10Jan 30, 2020Updated 6 years ago
- A stream to RTL compiler based on MLIR and CIRCT☆16Nov 15, 2022Updated 3 years ago
- MATLAB/Octave generator of Hamming ECC coding. Output format is Verilog HDL.☆12Dec 27, 2022Updated 3 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- RISC-V Vectorized Bencmark Suite. based on https://github.com/RALC88/riscv-vectorized-benchmark-suite☆12Oct 28, 2022Updated 3 years ago
- Original test vector of RISC-V Vector Extension☆14Mar 23, 2021Updated 5 years ago
- A tutorial for setting up Symbolic Quick Error Detection (SQED) using the model checker, CoSA, on the Ride Core☆11May 24, 2019Updated 7 years ago
- A harvard architecture CPU based on RISC-V.☆16Aug 25, 2023Updated 2 years ago
- The 'missing header' for Chisel☆24Feb 5, 2026Updated 6 months ago
- SpacemiT K3 X100 A100 - random snippets from this RISC-V CPU☆23May 18, 2026Updated 3 months ago
- Hardware implementation of an OmniXtend Memory Endpoint/Lowest Point of Coherence.☆20Jan 29, 2026Updated 6 months ago
- List of SpinalHDL projects, libraries, and learning resources.☆30Jan 6, 2026Updated 7 months ago
- Original RISC-V 1.0 implementation. Not supported.☆44Oct 4, 2018Updated 7 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ☆18Nov 19, 2023Updated 2 years ago
- Lecture information☆10Jan 8, 2024Updated 2 years ago
- ☆19Jul 25, 2018Updated 8 years ago
- materials available to the public☆40Jul 29, 2026Updated 3 weeks ago
- The HW-CBMC and EBMC Model Checkers for Verilog☆114Updated this week
- Network based loader and flasher for Pano G2 devices☆15Jul 8, 2023Updated 3 years ago
- ☆23Apr 24, 2026Updated 3 months ago
- This tools offer many simulation of memory design detail parameter. Then you can setting these parameter to running result in your condit…☆19May 30, 2016Updated 10 years ago
- An LLVM pass to prove that an II works for the given loop for Vitis HLS☆11Aug 22, 2021Updated 4 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Wrappers for open source FPU hardware implementations.☆37Nov 27, 2025Updated 8 months ago
- An implementation of memcpy for amd64 with clang/gcc☆15Feb 7, 2022Updated 4 years ago
- A Library for intra-GPU/Inter-SM parallelsim☆12Aug 7, 2026Updated 2 weeks ago
- A naive verilog/systemverilog formatter☆22Apr 2, 2026Updated 4 months ago
- Continuous profiler for GPU & CPU with eBPF☆25Nov 24, 2025Updated 8 months ago
- ULP testing for Floating Point special functions.☆15Apr 21, 2026Updated 4 months ago
- high abstraction synthesis☆13Apr 8, 2024Updated 2 years ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆632Jul 24, 2026Updated 3 weeks ago
- RiVEC Bencmark Suite☆133Nov 27, 2024Updated last year
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- Problems and Results of IWLS 2023 Programming Contest☆18Apr 12, 2025Updated last year
- ☆15Dec 9, 2025Updated 8 months ago
- Methodology that leverages FPV to automatically discover covert channels in hardware that is time-shared between processes. AutoCC operat…☆24Oct 25, 2024Updated last year
- HYF's high quality verilog codes☆19Dec 25, 2024Updated last year
- A tiny FP8 multiplication unit written in Verilog. TinyTapeout 2 submission.☆14Nov 23, 2022Updated 3 years ago
- RISC-V Formal Verification Framework☆210Jul 15, 2026Updated last month
- Wrapper for ETH Ariane Core☆21Sep 2, 2025Updated 11 months ago