thoughtworks / hardposit-chisel3Links
Chisel library for Unum Type-III Posit Arithmetic
☆45Updated 10 months ago
Alternatives and similar repositories for hardposit-chisel3
Users that are interested in hardposit-chisel3 are comparing it to the libraries listed below
Sorting:
- Debuggable hardware generator☆71Updated 2 years ago
- For contributions of Chisel IP to the chisel community.☆70Updated last year
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆153Updated last month
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 7 months ago
- ☆104Updated 3 years ago
- ☆59Updated 3 years ago
- ☆90Updated this week
- A polyhedral compiler for hardware accelerators☆59Updated last year
- PACoGen: Posit Arithmetic Core Generator☆76Updated 6 years ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆117Updated last year
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆55Updated 6 years ago
- A fault-injection framework using Chisel and FIRRTL☆36Updated 4 months ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆23Updated 3 weeks ago
- The specification for the FIRRTL language☆62Updated this week
- A Rocket-based RISC-V superscalar in-order core☆38Updated 4 months ago
- PDPU: An Open-Source Posit Dot-Product Unit for Deep Learning Applications☆43Updated 2 years ago
- Next generation CGRA generator☆118Updated this week
- A RISC-V processor written in BSV, based on the Flute core. Has support for integrating tightly-coupled accelerators, and for integrating…☆24Updated 3 years ago
- A configurable SRAM generator☆58Updated 5 months ago
- An open source high level synthesis (HLS) tool built on top of LLVM☆127Updated last year
- ☆29Updated 8 years ago
- DASS HLS Compiler☆29Updated 2 years ago
- ☆15Updated 4 years ago
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆44Updated 7 months ago
- Visual Simulation of Register Transfer Logic☆110Updated 5 months ago
- ☆26Updated 5 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆114Updated 2 years ago
- Chisel Cheatsheet☆35Updated 2 years ago
- high-performance RTL simulator☆186Updated last year
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆42Updated 5 years ago