thoughtworks / hardposit-chisel3Links
Chisel library for Unum Type-III Posit Arithmetic
☆39Updated 2 months ago
Alternatives and similar repositories for hardposit-chisel3
Users that are interested in hardposit-chisel3 are comparing it to the libraries listed below
Sorting:
- For contributions of Chisel IP to the chisel community.☆61Updated 7 months ago
- ☆64Updated last week
- Proposed RISC-V Composable Custom Extensions Specification☆71Updated last year
- Chisel Cheatsheet☆33Updated 2 years ago
- FPGA acceleration of arbitrary precision floating point computations.☆40Updated 3 years ago
- ☆56Updated 2 years ago
- A Rocket-based RISC-V superscalar in-order core☆33Updated last month
- A Hardware Pipeline Description Language☆44Updated last year
- A RISC-V processor written in BSV, based on the Flute core. Has support for integrating tightly-coupled accelerators, and for integrating…☆23Updated 2 years ago
- The specification for the FIRRTL language☆57Updated last week
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆41Updated this week
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆22Updated 2 weeks ago
- Debuggable hardware generator☆69Updated 2 years ago
- A SystemVerilog source file pickler.☆57Updated 8 months ago
- A fault-injection framework using Chisel and FIRRTL☆36Updated last month
- PACoGen: Posit Arithmetic Core Generator☆72Updated 5 years ago
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆33Updated 6 years ago
- Matchlib Connections Library - latency insensitive channels (from NVlabs/matchlib/connections)☆39Updated 3 weeks ago
- Open-Source Posit RISC-V Core with Quire Capability☆60Updated 4 months ago
- Floating point modules for CHISEL☆32Updated 10 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- PDPU: An Open-Source Posit Dot-Product Unit for Deep Learning Applications☆41Updated 2 years ago
- Intel Compiler for SystemC☆23Updated 2 years ago
- Languages, Tools, and Techniques for Accelerator Design☆33Updated 3 years ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆37Updated last week
- Hardware generator debugger☆74Updated last year
- A configurable SRAM generator☆51Updated this week
- ☆15Updated 2 years ago
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆67Updated last year
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆28Updated 4 months ago