Chisel library for Unum Type-III Posit Arithmetic
☆45Apr 2, 2025Updated last year
Alternatives and similar repositories for hardposit-chisel3
Users that are interested in hardposit-chisel3 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A RISC-V processor written in BSV, based on the Flute core. Has support for integrating tightly-coupled accelerators, and for integrating…☆24Oct 1, 2022Updated 3 years ago
- Universal number Posit HDL Arithmetic Architecture generator☆70Jun 24, 2019Updated 6 years ago
- PACoGen: Posit Arithmetic Core Generator☆80Aug 16, 2019Updated 6 years ago
- High-Performance Reproducible BLAS using posit arithmetic☆12Mar 16, 2022Updated 4 years ago
- Wrappers for open source FPU hardware implementations.☆37Nov 27, 2025Updated 5 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Posit Arithmetic Cores generated with FloPoCo☆29Jun 25, 2024Updated last year
- Lower chisel memories to SRAM macros☆13Mar 25, 2024Updated 2 years ago
- Chisel3 AXI4-{Lite, Full, Stream} Definitions☆15Dec 31, 2018Updated 7 years ago
- PDPU: An Open-Source Posit Dot-Product Unit for Deep Learning Applications☆44May 5, 2023Updated 2 years ago
- ☆372Sep 12, 2025Updated 7 months ago
- Approximate arithmetic circuits for FPGAs☆13Feb 19, 2020Updated 6 years ago
- ☆14Feb 24, 2025Updated last year
- A posit arithmetic emulator.☆54Jun 23, 2024Updated last year
- A library for working with the posit number type.☆16Nov 2, 2020Updated 5 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- RISCV Core written in Calyx☆17Aug 16, 2024Updated last year
- Open-Source Posit RISC-V Core with Quire Capability☆69Jan 31, 2025Updated last year
- An executable specification of the RISCV ISA in L3.☆43Mar 1, 2019Updated 7 years ago
- Low level design of a chip built for optimizing/accelerating CNN classifiers over gray scale images.☆13May 14, 2019Updated 6 years ago
- ☆18Jan 22, 2025Updated last year
- A Rust implementation of the posit number system☆33Dec 8, 2018Updated 7 years ago
- A language and toolset for implementing dataflow applications on FPGAs☆28Mar 19, 2026Updated last month
- Fast PnR toolchain for CGRA☆18Jul 26, 2024Updated last year
- ☆87Mar 5, 2024Updated 2 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Fluid Pipelines☆11May 4, 2018Updated 7 years ago
- RISC-V soft-core PEs for TaPaSCo☆23Jan 30, 2026Updated 3 months ago
- Hastlayer-compatible arithmetics package. Includes the .NET implementation of the unum and posit number formats that can be transformed i…☆42Nov 5, 2024Updated last year
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆102Nov 22, 2019Updated 6 years ago
- Python curses-based tool for configuring STM32 pins.☆15Apr 1, 2022Updated 4 years ago
- Verilog AST☆21Dec 2, 2023Updated 2 years ago
- Is a collection of NULL Convention Logic (NCL) circuits and libraries written in Verilog to provide the experience of logically determine…☆15Jun 15, 2016Updated 9 years ago
- Binary Single Precision Floating-point Fused Multiply-Add Unit Design (Verilog HDL)☆22Jul 8, 2013Updated 12 years ago
- Implementation of the Advanced Encryption Standard in Chisel☆19Apr 18, 2022Updated 4 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Place & Router for Minetest☆18Nov 5, 2022Updated 3 years ago
- [UNRELEASED] FP div/sqrt unit for transprecision☆27Sep 9, 2025Updated 7 months ago
- Peak : Processor Specification Language ala Newell and Bell's ISP☆20Dec 5, 2023Updated 2 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆50Jan 6, 2022Updated 4 years ago
- Chisel components for FPGA projects☆129Sep 19, 2023Updated 2 years ago
- Falcon Accelerated Genomics Pipelines☆15Oct 1, 2019Updated 6 years ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆594Apr 20, 2026Updated last week