thoughtworks / hardposit-chisel3
Chisel library for Unum Type-III Posit Arithmetic
☆32Updated 7 months ago
Related projects ⓘ
Alternatives and complementary repositories for hardposit-chisel3
- ☆52Updated 2 years ago
- FPGA acceleration of arbitrary precision floating point computations.☆37Updated 2 years ago
- Wrappers for open source FPU hardware implementations.☆31Updated 7 months ago
- PACoGen: Posit Arithmetic Core Generator☆64Updated 5 years ago
- Library to compile Chisel circuits using LLVM/MLIR (CIRCT)☆70Updated last year
- Languages, Tools, and Techniques for Accelerator Design☆33Updated 3 years ago
- For contributions of Chisel IP to the chisel community.☆55Updated 2 weeks ago
- Open-Source Posit RISC-V Core with Quire Capability☆44Updated this week
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆47Updated 4 years ago
- Debuggable hardware generator☆67Updated last year
- ☆10Updated 2 years ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆19Updated this week
- Matchlib Connections Library - latency insensitive channels (from NVlabs/matchlib/connections)☆36Updated 2 months ago
- A RISC-V processor written in BSV, based on the Flute core. Has support for integrating tightly-coupled accelerators, and for integrating…☆20Updated 2 years ago
- The specification for the FIRRTL language☆46Updated this week
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆36Updated this week
- PDPU: An Open-Source Posit Dot-Product Unit for Deep Learning Applications☆35Updated last year
- ☆15Updated last year
- Floating point modules for CHISEL☆28Updated 10 years ago
- A fault-injection framework using Chisel and FIRRTL☆34Updated last year
- ☆36Updated last week
- The PE for the second generation CGRA (garnet).☆16Updated 2 months ago
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆97Updated 4 years ago
- ☆15Updated 3 years ago
- A Rocket-based RISC-V superscalar in-order core☆28Updated 3 weeks ago
- Proposed RISC-V Composable Custom Extensions Specification☆67Updated 6 months ago
- Facilitates building open source tools for working with hardware description languages (HDLs)☆62Updated 4 years ago
- ☆13Updated last year
- Custom extensions to the RISC-V isa simulator for the UCB-BAR ESP project☆17Updated last year
- Chisel Cheatsheet☆31Updated last year