Chisel library for Unum Type-III Posit Arithmetic
☆45Apr 2, 2025Updated last year
Alternatives and similar repositories for hardposit-chisel3
Users that are interested in hardposit-chisel3 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A RISC-V processor written in BSV, based on the Flute core. Has support for integrating tightly-coupled accelerators, and for integrating…☆24Oct 1, 2022Updated 3 years ago
- Universal number Posit HDL Arithmetic Architecture generator☆70Jun 24, 2019Updated 6 years ago
- PACoGen: Posit Arithmetic Core Generator☆80Aug 16, 2019Updated 6 years ago
- High-Performance Reproducible BLAS using posit arithmetic☆12Mar 16, 2022Updated 4 years ago
- Wrappers for open source FPU hardware implementations.☆37Nov 27, 2025Updated 4 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click and start building anything your business needs.
- This is a hardware implementation of exact multiply accumulator for 32-bit posit number with es=2☆17Jan 27, 2018Updated 8 years ago
- Posit Arithmetic Cores generated with FloPoCo☆29Jun 25, 2024Updated last year
- Lower chisel memories to SRAM macros☆13Mar 25, 2024Updated 2 years ago
- Chisel3 AXI4-{Lite, Full, Stream} Definitions☆15Dec 31, 2018Updated 7 years ago
- PDPU: An Open-Source Posit Dot-Product Unit for Deep Learning Applications☆44May 5, 2023Updated 2 years ago
- ☆369Sep 12, 2025Updated 6 months ago
- Approximate arithmetic circuits for FPGAs☆13Feb 19, 2020Updated 6 years ago
- ☆14Feb 24, 2025Updated last year
- A posit arithmetic emulator.☆54Jun 23, 2024Updated last year
- Wordpress hosting with auto-scaling on Cloudways • AdFully Managed hosting built for WordPress-powered businesses that need reliable, auto-scalable hosting. Cloudways SafeUpdates now available.
- A library for working with the posit number type.☆16Nov 2, 2020Updated 5 years ago
- RISCV Core written in Calyx☆17Aug 16, 2024Updated last year
- Open-Source Posit RISC-V Core with Quire Capability☆69Jan 31, 2025Updated last year
- An executable specification of the RISCV ISA in L3.☆42Mar 1, 2019Updated 7 years ago
- Low level design of a chip built for optimizing/accelerating CNN classifiers over gray scale images.☆13May 14, 2019Updated 6 years ago
- This repo contains the artifact for our SOSP'19 paper on Serval☆32Sep 11, 2019Updated 6 years ago
- Benchmarks, testbenches, and transformed codes for high-level synthesis research☆13Aug 18, 2017Updated 8 years ago
- Virtual Platform for AWS FPGA support☆16Oct 19, 2018Updated 7 years ago
- ☆18Jan 22, 2025Updated last year
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting with the flexibility to host WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Cloudways by DigitalOcean.
- A Rust implementation of the posit number system☆33Dec 8, 2018Updated 7 years ago
- A language and toolset for implementing dataflow applications on FPGAs☆28Mar 19, 2026Updated 3 weeks ago
- Fast PnR toolchain for CGRA☆18Jul 26, 2024Updated last year
- ☆87Mar 5, 2024Updated 2 years ago
- Fluid Pipelines☆11May 4, 2018Updated 7 years ago
- RISC-V soft-core PEs for TaPaSCo☆23Jan 30, 2026Updated 2 months ago
- Hastlayer-compatible arithmetics package. Includes the .NET implementation of the unum and posit number formats that can be transformed i…☆42Nov 5, 2024Updated last year
- Governance-related CHIPS Alliance documents, guides etc.☆10Feb 20, 2023Updated 3 years ago
- Python curses-based tool for configuring STM32 pins.☆15Apr 1, 2022Updated 4 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting with the flexibility to host WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Cloudways by DigitalOcean.
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆102Nov 22, 2019Updated 6 years ago
- Is a collection of NULL Convention Logic (NCL) circuits and libraries written in Verilog to provide the experience of logically determine…☆15Jun 15, 2016Updated 9 years ago
- Verilog AST☆20Dec 2, 2023Updated 2 years ago
- Binary Single Precision Floating-point Fused Multiply-Add Unit Design (Verilog HDL)☆22Jul 8, 2013Updated 12 years ago
- Implementation of the Advanced Encryption Standard in Chisel☆19Apr 18, 2022Updated 3 years ago
- Place & Router for Minetest☆18Nov 5, 2022Updated 3 years ago
- [UNRELEASED] FP div/sqrt unit for transprecision☆27Sep 9, 2025Updated 7 months ago