Chisel library for Unum Type-III Posit Arithmetic
☆46Apr 2, 2025Updated last year
Alternatives and similar repositories for hardposit-chisel3
Users that are interested in hardposit-chisel3 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A RISC-V processor written in BSV, based on the Flute core. Has support for integrating tightly-coupled accelerators, and for integrating…☆24Oct 1, 2022Updated 3 years ago
- Universal number Posit HDL Arithmetic Architecture generator☆72Jun 24, 2019Updated 7 years ago
- PACoGen: Posit Arithmetic Core Generator☆82Aug 16, 2019Updated 6 years ago
- This is a hardware implementation of exact multiply accumulator for 32-bit posit number with es=2☆17Jan 27, 2018Updated 8 years ago
- Posit Arithmetic Cores generated with FloPoCo☆30May 8, 2026Updated 3 months ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Wrappers for open source FPU hardware implementations.☆37Nov 27, 2025Updated 8 months ago
- Lower chisel memories to SRAM macros☆13Mar 25, 2024Updated 2 years ago
- Chisel3 AXI4-{Lite, Full, Stream} Definitions☆15Dec 31, 2018Updated 7 years ago
- ☆389Jun 14, 2026Updated last month
- PDPU: An Open-Source Posit Dot-Product Unit for Deep Learning Applications☆45May 5, 2023Updated 3 years ago
- Approximate arithmetic circuits for FPGAs☆13Feb 19, 2020Updated 6 years ago
- ☆14Jul 16, 2026Updated 3 weeks ago
- A library for working with the posit number type.☆16Nov 2, 2020Updated 5 years ago
- RISCV Core written in Calyx☆17Aug 16, 2024Updated last year
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Open-Source Posit RISC-V Core with Quire Capability☆71May 4, 2026Updated 3 months ago
- An executable specification of the RISCV ISA in L3.☆44Mar 1, 2019Updated 7 years ago
- Low level design of a chip built for optimizing/accelerating CNN classifiers over gray scale images.☆13May 14, 2019Updated 7 years ago
- This repo contains the artifact for our SOSP'19 paper on Serval☆33Sep 11, 2019Updated 6 years ago
- Benchmarks, testbenches, and transformed codes for high-level synthesis research☆14Aug 18, 2017Updated 8 years ago
- Virtual Platform for AWS FPGA support☆16Oct 19, 2018Updated 7 years ago
- A Rust implementation of the posit number system☆33Dec 8, 2018Updated 7 years ago
- ☆18Jan 22, 2025Updated last year
- ☆139May 13, 2022Updated 4 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- An example of on-boarding a PIO block in with duh and wake☆12Nov 18, 2020Updated 5 years ago
- Fast PnR toolchain for CGRA☆18Jul 26, 2024Updated 2 years ago
- ☆86Mar 5, 2024Updated 2 years ago
- A collection of datapath circuit design and verification benchmarks☆19Jul 9, 2026Updated last month
- Fluid Pipelines☆11May 4, 2018Updated 8 years ago
- RISC-V soft-core PEs for TaPaSCo☆24Jul 24, 2026Updated 2 weeks ago
- Is a collection of NULL Convention Logic (NCL) circuits and libraries written in Verilog to provide the experience of logically determine…☆15Jun 15, 2016Updated 10 years ago
- Verilog AST☆21Dec 2, 2023Updated 2 years ago
- Governance-related CHIPS Alliance documents, guides etc.☆10Feb 20, 2023Updated 3 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Python curses-based tool for configuring STM32 pins.☆15Apr 1, 2022Updated 4 years ago
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆103Nov 22, 2019Updated 6 years ago
- Implementation of the Advanced Encryption Standard in Chisel☆19Apr 18, 2022Updated 4 years ago
- Place & Router for Minetest☆18Nov 5, 2022Updated 3 years ago
- Peak : Processor Specification Language ala Newell and Bell's ISP☆21Dec 5, 2023Updated 2 years ago
- [UNRELEASED] FP div/sqrt unit for transprecision☆27Jul 27, 2026Updated 2 weeks ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆50Jan 6, 2022Updated 4 years ago