☆12Jan 19, 2022Updated 4 years ago
Alternatives and similar repositories for block-inclusivecache-sifive
Users that are interested in block-inclusivecache-sifive are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- This is Max's blog, something interesting in it.☆13Jan 1, 2023Updated 3 years ago
- ☆17Updated this week
- Circuit-level model for the Capacity-Latency Reconfigurable DRAM (CLR-DRAM) architecture. This repository contains the SPICE models of th…☆14Sep 24, 2020Updated 5 years ago
- IOPMP IP☆25Jul 11, 2025Updated 10 months ago
- UVM/systemverilog/verilog/python VIM IDE☆16Aug 21, 2013Updated 12 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Implementation of a cache memory in verilog☆15Dec 5, 2017Updated 8 years ago
- Chisel implementation of Neural Processing Unit for System on the Chip☆29May 14, 2026Updated last week
- ☆39Updated this week
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆69Jan 8, 2024Updated 2 years ago
- SystemVerilog Functional Coverage for RISC-V ISA☆36Dec 11, 2025Updated 5 months ago
- Python tools for processing Verilog files☆10Dec 7, 2011Updated 14 years ago
- FIR band-pass filter using Verilog HDL.☆13Sep 6, 2020Updated 5 years ago
- A DSL for Linear Temporal Logic + Interface with Z3 for solving☆11Mar 12, 2015Updated 11 years ago
- Scripts for XiangShan☆17Updated this week
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Open-source high-performance non-blocking cache☆96Apr 16, 2026Updated last month
- An almost empty chisel project as a starting point for hardware design☆36Jan 27, 2025Updated last year
- Verilog+VHDL Hierarchy Management tool ( IDE ) wraps around Vim, runs in Linux terminal window.☆13Jan 15, 2017Updated 9 years ago
- ☆22Feb 22, 2020Updated 6 years ago
- EasierUVM from Doulos now written in Python for easier UVM with framework and template generator☆13Sep 28, 2022Updated 3 years ago
- A design of 15-order FIR filter using Verilog, with modulation and demodulation system using MATLAB☆11Aug 15, 2020Updated 5 years ago
- eyeriss-chisel3☆41May 2, 2022Updated 4 years ago
- ☆379Sep 12, 2025Updated 8 months ago
- A Flexible Cache Architectural Simulator☆17Sep 16, 2025Updated 8 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- RISCV lock-step checker based on Spike☆14Mar 6, 2026Updated 2 months ago
- ☆14Feb 24, 2025Updated last year
- A basic documentation generator for Verilog, similar to Doxygen.☆13Aug 5, 2016Updated 9 years ago
- ☆49Aug 21, 2024Updated last year
- Make Vim complete like a modern editor - does the right thing. Works with Ultisnips and neocomplete.☆20Apr 15, 2017Updated 9 years ago
- ☆14Nov 11, 2015Updated 10 years ago
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 6 years ago
- ☆16Oct 30, 2021Updated 4 years ago
- An out-of-order processor that supports multiple instruction sets.☆22Aug 23, 2022Updated 3 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- XDMA PCIe to DDR4 and GPIO and BRAM for the Innova-2 Flex XCKU15P FPGA☆21Mar 7, 2024Updated 2 years ago
- ☆17Mar 8, 2025Updated last year
- Griffinfly is COSIC's submission to the ZPRIZE competition under the category, Accelerating NTT Operations on an FPGA by Michiel Van Beir…☆11Feb 13, 2023Updated 3 years ago
- ☆13Feb 13, 2021Updated 5 years ago
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆54Jul 23, 2022Updated 3 years ago
- ☆14Jun 4, 2024Updated last year
- random nickname☆10Jun 1, 2023Updated 2 years ago