ucb-bar / block-inclusivecache-sifiveLinks
☆12Updated 3 years ago
Alternatives and similar repositories for block-inclusivecache-sifive
Users that are interested in block-inclusivecache-sifive are comparing it to the libraries listed below
Sorting:
- Ratatoskr NoC Simulator☆27Updated 4 years ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated 3 weeks ago
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆59Updated 3 weeks ago
- HLS for Networks-on-Chip☆35Updated 4 years ago
- ☆64Updated 4 years ago
- Network-on-Chip simulator (Booksim) with hooks for co-simulating RTL designs in Verilog.☆21Updated 9 years ago
- ☆53Updated 6 years ago
- ☆26Updated last year
- Vector processor for RISC-V vector ISA☆126Updated 4 years ago
- Pure digital components of a UCIe controller☆67Updated last month
- For contributions of Chisel IP to the chisel community.☆65Updated 10 months ago
- ☆81Updated last year
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆66Updated 6 months ago
- Advanced Architecture Labs with CVA6☆67Updated last year
- Public release☆57Updated 6 years ago
- ☆30Updated 2 weeks ago
- [UNRELEASED] FP div/sqrt unit for transprecision☆24Updated last year
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆57Updated 3 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆57Updated 11 months ago
- Scripts for XiangShan☆17Updated this week
- BSG Replicant: Cosimulation and Emulation Infrastructure for HammerBlade☆35Updated last week
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆65Updated last year
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆111Updated last year
- Implementation of a cache memory in verilog☆14Updated 7 years ago
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆60Updated last week
- Generic Register Interface (contains various adapters)☆128Updated last month
- Open-source non-blocking L2 cache☆48Updated this week
- IPs for data-plane integration of Hardware Processing Engines (HWPEs) within a PULP system☆20Updated last week
- Linux-capable superscalar out-of-order RISC core (with Cache& MMU) and SoC, having been verified on Xilinx Kintex-7 FPGA.☆56Updated last year