ucb-bar / block-inclusivecache-sifiveView external linksLinks
☆12Jan 19, 2022Updated 4 years ago
Alternatives and similar repositories for block-inclusivecache-sifive
Users that are interested in block-inclusivecache-sifive are comparing it to the libraries listed below
Sorting:
- This is Max's blog, something interesting in it.☆13Jan 1, 2023Updated 3 years ago
- ☆15Feb 5, 2026Updated last week
- Circuit-level model for the Capacity-Latency Reconfigurable DRAM (CLR-DRAM) architecture. This repository contains the SPICE models of th…☆14Sep 24, 2020Updated 5 years ago
- Scripts for XiangShan☆17Feb 5, 2026Updated last week
- IOPMP IP☆22Jul 11, 2025Updated 7 months ago
- UVM/systemverilog/verilog/python VIM IDE☆16Aug 21, 2013Updated 12 years ago
- Implementation of a cache memory in verilog☆15Dec 5, 2017Updated 8 years ago
- ☆22Feb 22, 2020Updated 5 years ago
- Benchmark suite containing cache filtered traces for use with Ramulator. These include some of the workloads used in our SIGMETRICS 2019 …☆23Oct 9, 2020Updated 5 years ago
- Software update mixer and related tools☆29Aug 7, 2025Updated 6 months ago
- ☆37Updated this week
- ☆367Sep 12, 2025Updated 5 months ago
- SystemVerilog Functional Coverage for RISC-V ISA☆34Dec 11, 2025Updated 2 months ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆68Jan 8, 2024Updated 2 years ago
- ☆71Feb 2, 2026Updated last week
- An almost empty chisel project as a starting point for hardware design☆34Jan 27, 2025Updated last year
- FIR band-pass filter using Verilog HDL.☆12Sep 6, 2020Updated 5 years ago
- Open-source high-performance non-blocking cache☆93Dec 3, 2025Updated 2 months ago
- ☆47Aug 21, 2024Updated last year
- example for using the pandoc action☆11Apr 30, 2020Updated 5 years ago
- A linux PCIe driver for Altera☆11Oct 9, 2018Updated 7 years ago
- An OpenAL debugging tool.☆10Aug 31, 2021Updated 4 years ago
- Extending BookSim2.0 and HotSpot6.0 for Power, Performance and Thermal evaluation of 3D NoC Architectures☆12Aug 9, 2019Updated 6 years ago
- Command line pastebin for sharing terminal output.☆11Jul 29, 2021Updated 4 years ago
- A simple MIPS CPU for BUAA CO course (and now NSCSCC).☆10May 15, 2021Updated 4 years ago
- VLSI VS1053b DSP Audio Processor Example Projects and Resources☆11Jan 17, 2018Updated 8 years ago
- A MIPS CPU with dual-issue, out-of-order, and 5-stage pipelines☆11Nov 28, 2019Updated 6 years ago
- Automated UVM testbench generator from Verilog RTL with optional LLM integration for advanced logic creation.☆17Oct 21, 2025Updated 3 months ago
- A design of 15-order FIR filter using Verilog, with modulation and demodulation system using MATLAB☆10Aug 15, 2020Updated 5 years ago
- ☆20May 8, 2012Updated 13 years ago
- RISC-V Single-Cycle Processor Integrated With a Cache Memory System From RTL To GDS☆11Aug 26, 2024Updated last year
- Python tools for processing Verilog files☆10Dec 7, 2011Updated 14 years ago
- eyeriss-chisel3☆40May 2, 2022Updated 3 years ago
- Design and UVM Verification of an ALU☆10Jun 14, 2024Updated last year
- ☆12Nov 11, 2015Updated 10 years ago
- Checks whether there is an update for all of your apps available so you can run the next major version of Nextcloud.☆11Apr 2, 2020Updated 5 years ago
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 5 years ago
- Griffinfly is COSIC's submission to the ZPRIZE competition under the category, Accelerating NTT Operations on an FPGA by Michiel Van Beir…☆11Feb 13, 2023Updated 3 years ago
- DEPRECATED - Random parts that make gonk work☆32Mar 30, 2019Updated 6 years ago