ucb-bar / block-inclusivecache-sifiveLinks
☆12Updated 3 years ago
Alternatives and similar repositories for block-inclusivecache-sifive
Users that are interested in block-inclusivecache-sifive are comparing it to the libraries listed below
Sorting:
- Ratatoskr NoC Simulator☆26Updated 4 years ago
- Pure digital components of a UCIe controller☆63Updated last week
- Advanced Architecture Labs with CVA6☆62Updated last year
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆42Updated 2 years ago
- ☆26Updated last year
- Tests for example Rocket Custom Coprocessors☆74Updated 5 years ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆50Updated 7 years ago
- ☆27Updated 5 years ago
- eyeriss-chisel3☆40Updated 3 years ago
- TinyVers Heterogeneous SoC consists of a reconfigurable FlexML accelerator, a RISC-V processor, an eMRAM and a power management system.☆19Updated last year
- [UNRELEASED] FP div/sqrt unit for transprecision☆22Updated last year
- Project repo for the POSH on-chip network generator☆46Updated 3 months ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆57Updated last week
- A multi-banked non-blocking cache that handles efficiently thousands of outstanding misses, especially suited for bandwidth-bound latency…☆21Updated 4 years ago
- DUTH RISC-V Superscalar Microprocessor☆31Updated 8 months ago
- CORE-V eXtension Interface compliant RISC-V [F|Zfinx] Coprocessor☆11Updated 7 months ago
- Platform Level Interrupt Controller☆41Updated last year
- Development of a Network on Chip Simulation using SystemC.☆33Updated 7 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆49Updated 8 months ago
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆55Updated this week
- Public release☆52Updated 5 years ago
- Binary Single Precision Floating-point Fused Multiply-Add Unit Design (Verilog HDL)☆19Updated 11 years ago
- IPs for data-plane integration of Hardware Processing Engines (HWPEs) within a PULP system☆19Updated 2 months ago
- ☆29Updated last month
- pulp_soc is the core building component of PULP based SoCs☆80Updated 3 months ago
- AXI Adapter(s) for RISC-V Atomic Operations☆64Updated last month
- This tools offer many simulation of memory design detail parameter. Then you can setting these parameter to running result in your condit…☆16Updated 9 years ago
- ☆51Updated 6 years ago
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆67Updated last year
- ☆11Updated last month