thu-nics / awesome_ai4eda
β267Updated 4 years ago
Alternatives and similar repositories for awesome_ai4eda:
Users that are interested in awesome_ai4eda are comparing it to the libraries listed below
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graphβ¦β125Updated 6 months ago
- πΉ OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkitβ138Updated 2 months ago
- This repo awesome-AI4EDA contains the source for the webpage: https://ai4eda.github.io, which is a curated paper list of awesome AI for Eβ¦β144Updated 10 months ago
- Machine Generated Analog IC Layoutβ232Updated last year
- CircuitNet: An Open-Source Dataset for Machine Learning Applications in Electronic Design Automation (EDA)β351Updated last month
- Macro Placement - benchmarks, evaluators, and reproducible results from leading methods in open sourceβ261Updated 3 weeks ago
- β183Updated 9 months ago
- RePlAce global placement toolβ233Updated 4 years ago
- CUGR, VLSI Global Routing Tool Developed by CUHKβ131Updated 2 years ago
- EDA wikiβ125Updated last month
- Awesome Artificial Intelligence for Electronic Design Automation Papers.β166Updated last year
- β140Updated last year
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHKβ133Updated 2 years ago
- Xplace 2.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability Optimizationβ119Updated 4 months ago
- β296Updated last month
- β53Updated 4 years ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BRβ¦β101Updated last year
- Deep learning toolkit-enabled VLSI placementβ793Updated last week
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.β157Updated 3 months ago
- β369Updated last week
- β64Updated last year
- Implementations of DeepPlace, PRNet, HubRouter, PreRoutGNN and FlexPlanner.β233Updated 5 months ago
- Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".β37Updated 2 months ago
- An open-source benchmark for generating design RTL with natural languageβ103Updated 5 months ago
- EPFL logic synthesis benchmarksβ185Updated 8 months ago
- β52Updated last month
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)β73Updated 8 months ago
- DRiLLS: Deep Reinforcement Learning for Logic Synthesis Optimization (ASPDAC'20)β112Updated last year
- Verilog evaluation benchmark for large language modelβ250Updated 2 months ago
- A new LLM solution for RTL code generation, achieving state-of-the-art performance in non-commercial solutions and outperforming GPT-3.5.β183Updated 2 months ago