thu-nics / awesome_ai4edaLinks
☆278Updated 4 years ago
Alternatives and similar repositories for awesome_ai4eda
Users that are interested in awesome_ai4eda are comparing it to the libraries listed below
Sorting:
- Macro Placement - benchmarks, evaluators, and reproducible results from leading methods in open source☆293Updated 2 weeks ago
- CircuitNet: An Open-Source Dataset for Machine Learning Applications in Electronic Design Automation (EDA)☆434Updated 5 months ago
- This repo awesome-AI4EDA contains the source for the webpage: https://ai4eda.github.io, which is a curated paper list of awesome AI for E…☆178Updated 6 months ago
- 🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit☆166Updated 8 months ago
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆149Updated 6 months ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆141Updated 2 years ago
- RePlAce global placement tool☆246Updated 5 years ago
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆141Updated 5 months ago
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆189Updated 7 months ago
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆85Updated last year
- Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".☆60Updated 6 months ago
- Machine Generated Analog IC Layout☆263Updated last year
- ☆156Updated 2 years ago
- the awesome work, project and lab of EDA (Electronic Design Automation). continue update...☆24Updated last year
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆140Updated 2 years ago
- ☆60Updated 4 years ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆109Updated last year
- ☆39Updated 4 years ago
- ☆32Updated 2 years ago
- ☆258Updated last year
- ☆95Updated 6 months ago
- DRiLLS: Deep Reinforcement Learning for Logic Synthesis Optimization (ASPDAC'20)☆115Updated 2 years ago
- ☆109Updated last week
- Official implementation of paper "Open3DBench: Open-Source Benchmark for 3D-IC Backend Implementation and PPA Evaluation".☆75Updated 6 months ago
- Artificial Netlist Generator☆46Updated last year
- EPFL logic synthesis benchmarks☆223Updated last month
- EDA wiki☆135Updated last month
- Deep learning toolkit-enabled VLSI placement☆920Updated this week
- Rsyn – An Extensible Physical Synthesis Framework☆135Updated last year
- VLSI EDA Global Router☆79Updated 7 years ago