thu-nics / awesome_ai4edaLinks
β270Updated 4 years ago
Alternatives and similar repositories for awesome_ai4eda
Users that are interested in awesome_ai4eda are comparing it to the libraries listed below
Sorting:
- πΉ OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkitβ149Updated 2 months ago
- This repo awesome-AI4EDA contains the source for the webpage: https://ai4eda.github.io, which is a curated paper list of awesome AI for Eβ¦β157Updated last week
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graphβ¦β130Updated 8 months ago
- Macro Placement - benchmarks, evaluators, and reproducible results from leading methods in open sourceβ269Updated last month
- CUGR, VLSI Global Routing Tool Developed by CUHKβ136Updated 2 years ago
- RePlAce global placement toolβ234Updated 4 years ago
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimizationβ127Updated last week
- Awesome Artificial Intelligence for Electronic Design Automation Papers.β175Updated last year
- Deep learning toolkit-enabled VLSI placementβ827Updated 2 months ago
- Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".β45Updated 2 weeks ago
- β144Updated last year
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)β76Updated 10 months ago
- β204Updated 11 months ago
- the awesome work, project and lab of EDA (Electronic Design Automation). continue update...β23Updated 9 months ago
- EDA wikiβ129Updated 3 months ago
- CircuitNet: An Open-Source Dataset for Machine Learning Applications in Electronic Design Automation (EDA)β378Updated last month
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BRβ¦β105Updated last year
- Machine Generated Analog IC Layoutβ238Updated last year
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.β171Updated last month
- β56Updated 4 years ago
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHKβ135Updated 2 years ago
- β303Updated 3 months ago
- β67Updated last year
- Reimplementation of the VLSI placement algorithm: ePlace and ePlace-MSβ42Updated 7 months ago
- VLSI EDA Global Routerβ73Updated 7 years ago
- EPFL logic synthesis benchmarksβ201Updated last month
- Implementations of DeepPlace, PRNet, HubRouter, PreRoutGNN, FlexPlanner and DSBRouter.β257Updated 2 weeks ago
- Rsyn β An Extensible Physical Synthesis Frameworkβ126Updated 11 months ago
- Official implementation of paper "Open3DBench: Open-Source Benchmark for 3D-IC Backend Implementation and PPA Evaluation".β30Updated 2 weeks ago
- DRiLLS: Deep Reinforcement Learning for Logic Synthesis Optimization (ASPDAC'20)β114Updated 2 years ago