thu-nics / awesome_ai4edaLinks
β278Updated 5 years ago
Alternatives and similar repositories for awesome_ai4eda
Users that are interested in awesome_ai4eda are comparing it to the libraries listed below
Sorting:
- Macro Placement - benchmarks, evaluators, and reproducible results from leading methods in open sourceβ295Updated 2 weeks ago
- πΉ OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkitβ168Updated 8 months ago
- This repo awesome-AI4EDA contains the source for the webpage: https://ai4eda.github.io, which is a curated paper list of awesome AI for Eβ¦β181Updated 7 months ago
- CircuitNet: An Open-Source Dataset for Machine Learning Applications in Electronic Design Automation (EDA)β438Updated 6 months ago
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimizationβ154Updated this week
- CUGR, VLSI Global Routing Tool Developed by CUHKβ142Updated 2 years ago
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graphβ¦β141Updated 5 months ago
- RePlAce global placement toolβ246Updated 5 years ago
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.β189Updated 8 months ago
- β61Updated 4 years ago
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)β86Updated last year
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHKβ141Updated 2 years ago
- β258Updated last year
- β97Updated 6 months ago
- β156Updated 2 years ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BRβ¦β108Updated last year
- DRiLLS: Deep Reinforcement Learning for Logic Synthesis Optimization (ASPDAC'20)β115Updated 2 years ago
- Machine Generated Analog IC Layoutβ264Updated last year
- Official implementation of paper "Open3DBench: Open-Source Benchmark for 3D-IC Backend Implementation and PPA Evaluation".β77Updated 7 months ago
- Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".β60Updated 7 months ago
- the awesome work, project and lab of EDA (Electronic Design Automation). continue update...β26Updated last year
- β39Updated 4 years ago
- Artificial Netlist Generatorβ46Updated last year
- β31Updated 2 years ago
- EDA wikiβ136Updated 2 months ago
- EPFL logic synthesis benchmarksβ226Updated 2 months ago
- β116Updated 3 weeks ago
- Awesome Artificial Intelligence for Electronic Design Automation Papers.β190Updated 2 years ago
- Deep learning toolkit-enabled VLSI placementβ928Updated 3 weeks ago
- Assignments of Physical Design for Nanometer ICs (Spring 2017, Prof. Yao-Wen Chang)β45Updated 7 years ago