thu-nics / awesome_ai4edaLinks
β271Updated 4 years ago
Alternatives and similar repositories for awesome_ai4eda
Users that are interested in awesome_ai4eda are comparing it to the libraries listed below
Sorting:
- CircuitNet: An Open-Source Dataset for Machine Learning Applications in Electronic Design Automation (EDA)β394Updated 3 weeks ago
- πΉ OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkitβ151Updated 3 months ago
- Macro Placement - benchmarks, evaluators, and reproducible results from leading methods in open sourceβ275Updated 2 months ago
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimizationβ133Updated last month
- This repo awesome-AI4EDA contains the source for the webpage: https://ai4eda.github.io, which is a curated paper list of awesome AI for Eβ¦β166Updated last month
- CUGR, VLSI Global Routing Tool Developed by CUHKβ137Updated 2 years ago
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graphβ¦β130Updated 2 weeks ago
- RePlAce global placement toolβ236Updated 4 years ago
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.β175Updated 2 months ago
- Machine Generated Analog IC Layoutβ243Updated last year
- β146Updated 2 years ago
- β57Updated 4 years ago
- Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".β47Updated last month
- β222Updated last year
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHKβ135Updated 2 years ago
- the awesome work, project and lab of EDA (Electronic Design Automation). continue update...β23Updated 11 months ago
- β34Updated 4 years ago
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)β76Updated 11 months ago
- β30Updated last year
- DRiLLS: Deep Reinforcement Learning for Logic Synthesis Optimization (ASPDAC'20)β114Updated 2 years ago
- β70Updated 4 months ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BRβ¦β105Updated last year
- EPFL logic synthesis benchmarksβ203Updated 3 weeks ago
- β88Updated last month
- ChiPBench:Benchmarking End-to-End Performance of AI-based Chip Placement Algorithmsβ42Updated last week
- An open-source benchmark for generating design RTL with natural languageβ126Updated 9 months ago
- A new LLM solution for RTL code generation, achieving state-of-the-art performance in non-commercial solutions and outperforming GPT-3.5.β215Updated 6 months ago
- β67Updated last year
- Reimplementation of the VLSI placement algorithm: ePlace and ePlace-MSβ44Updated 9 months ago
- β308Updated last month