thu-nics / awesome_ai4edaLinks
β268Updated 4 years ago
Alternatives and similar repositories for awesome_ai4eda
Users that are interested in awesome_ai4eda are comparing it to the libraries listed below
Sorting:
- πΉ OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkitβ145Updated last month
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graphβ¦β128Updated 7 months ago
- This repo awesome-AI4EDA contains the source for the webpage: https://ai4eda.github.io, which is a curated paper list of awesome AI for Eβ¦β149Updated 11 months ago
- Macro Placement - benchmarks, evaluators, and reproducible results from leading methods in open sourceβ265Updated 3 weeks ago
- CircuitNet: An Open-Source Dataset for Machine Learning Applications in Electronic Design Automation (EDA)β371Updated 3 weeks ago
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimizationβ122Updated last week
- CUGR, VLSI Global Routing Tool Developed by CUHKβ136Updated 2 years ago
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.β168Updated 2 weeks ago
- EDA wikiβ127Updated 2 months ago
- Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".β44Updated 3 weeks ago
- RePlAce global placement toolβ233Updated 4 years ago
- Machine Generated Analog IC Layoutβ236Updated last year
- the awesome work, project and lab of EDA (Electronic Design Automation). continue update...β23Updated 9 months ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BRβ¦β104Updated last year
- β198Updated 10 months ago
- EPFL logic synthesis benchmarksβ192Updated 2 weeks ago
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHKβ134Updated 2 years ago
- Awesome Artificial Intelligence for Electronic Design Automation Papers.β173Updated last year
- β80Updated 2 months ago
- DRiLLS: Deep Reinforcement Learning for Logic Synthesis Optimization (ASPDAC'20)β113Updated 2 years ago
- β56Updated 4 years ago
- Deep learning toolkit-enabled VLSI placementβ815Updated last month
- β300Updated 2 months ago
- β142Updated last year
- mflowgen -- A Modular ASIC/FPGA Flow Generatorβ254Updated 3 months ago
- β66Updated last year
- Reimplementation of the VLSI placement algorithm: ePlace and ePlace-MSβ39Updated 7 months ago
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)β74Updated 9 months ago
- β377Updated this week
- Rsyn β An Extensible Physical Synthesis Frameworkβ126Updated 10 months ago