ALIGN-analoglayout / ALIGN-publicLinks
☆324Updated this week
Alternatives and similar repositories for ALIGN-public
Users that are interested in ALIGN-public are comparing it to the libraries listed below
Sorting:
- Machine Generated Analog IC Layout☆260Updated last year
- ☆154Updated 3 years ago
- PDK installer for open-source EDA tools and toolchains. Distributed with setups for the SkyWater 130nm and Global Foundries 180nm open p…☆378Updated this week
- Fully Open Source FASOC generators built on top of open-source EDA tools☆301Updated last month
- RePlAce global placement tool☆242Updated 5 years ago
- IEEE Solid-State Circuits Society (SSCS) Open-Source Ecosystem (OSE)☆195Updated 3 weeks ago
- ☆183Updated 4 years ago
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆275Updated 2 weeks ago
- OpenSTA engine☆528Updated last week
- BAG2 workspace for fake PDK (cds_ff_mpt)☆59Updated 5 years ago
- ☆216Updated 8 months ago
- LAYout with Gridded Objects v2☆65Updated 5 months ago
- A seamless python to Cadence Virtuoso Skill interface☆242Updated 9 months ago
- EE 628: Analysis and Design of Integrated Circuits (University of Hawaiʻi at Mānoa)☆170Updated 4 months ago
- OpenROAD's scripts implementing an RTL-to-GDS Flow. Documentation at https://openroad-flow-scripts.readthedocs.io/en/latest/☆523Updated last week
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆192Updated 5 years ago
- ☆68Updated last month
- ☆102Updated 3 months ago
- awesome-Analog-IC-Design-Automation☆42Updated 2 years ago
- OpenROAD users should look at this repository first for instructions on getting started☆101Updated 4 years ago
- Ancillary Material for the book "Systematic Design of Analog CMOS Circuits"☆170Updated 2 months ago
- UCSD Detailed Router☆94Updated 4 years ago
- Macro Placement - benchmarks, evaluators, and reproducible results from leading methods in open source☆287Updated 2 months ago
- The project is about building an 8-row by 8-bit 6T SRAM memory array, & a 3-to-8 decoder that's used to access the SRAM array. The layout…☆81Updated 3 years ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆139Updated 2 years ago
- ☆94Updated this week
- Verilog-A simulation models☆89Updated last month
- Parser for LEF library files☆38Updated 5 years ago
- ☆49Updated last year
- Python script for generating lookup tables for the gm/ID design methodology and much more ...☆108Updated 2 weeks ago