ALIGN-analoglayout / ALIGN-publicLinks
☆311Updated last month
Alternatives and similar repositories for ALIGN-public
Users that are interested in ALIGN-public are comparing it to the libraries listed below
Sorting:
- Machine Generated Analog IC Layout☆248Updated last year
- PDK installer for open-source EDA tools and toolchains. Distributed with setups for the SkyWater 130nm and Global Foundries 180nm open p…☆351Updated last week
- ☆148Updated 2 years ago
- Fully Open Source FASOC generators built on top of open-source EDA tools☆287Updated last month
- RePlAce global placement tool☆237Updated 5 years ago
- OpenSTA engine☆497Updated last week
- IEEE Solid-State Circuits Society (SSCS) Open-Source Ecosystem (OSE)☆187Updated 3 months ago
- OpenROAD's scripts implementing an RTL-to-GDS Flow. Documentation at https://openroad-flow-scripts.readthedocs.io/en/latest/☆474Updated this week
- ☆164Updated 3 years ago
- ☆181Updated 5 months ago
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆258Updated last month
- LAYout with Gridded Objects v2☆61Updated 2 months ago
- BAG2 workspace for fake PDK (cds_ff_mpt)☆58Updated 5 years ago
- A seamless python to Cadence Virtuoso Skill interface☆229Updated 6 months ago
- EE 628: Analysis and Design of Integrated Circuits (University of Hawaiʻi at Mānoa)☆163Updated 2 weeks ago
- Ancillary Material for the book "Systematic Design of Analog CMOS Circuits"☆158Updated 3 weeks ago
- UCSD Detailed Router☆90Updated 4 years ago
- OpenROAD users should look at this repository first for instructions on getting started☆101Updated 4 years ago
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆175Updated 3 months ago
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆182Updated 5 years ago
- Macro Placement - benchmarks, evaluators, and reproducible results from leading methods in open source☆278Updated 3 months ago
- ☆74Updated last week
- Analog Placement Quality Prediction☆24Updated 2 years ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆137Updated 2 years ago
- The project is about building an 8-row by 8-bit 6T SRAM memory array, & a 3-to-8 decoder that's used to access the SRAM array. The layout…☆74Updated 3 years ago
- Artificial Netlist Generator☆40Updated last year
- awesome-Analog-IC-Design-Automation☆39Updated 2 years ago
- Rsyn – An Extensible Physical Synthesis Framework☆129Updated last year
- The next generation of OpenLane, rewritten from scratch with a modular architecture☆313Updated 6 months ago
- Parser for LEF library files☆37Updated 4 years ago