EDA wiki
☆138Nov 3, 2025Updated 8 months ago
Alternatives and similar repositories for EDA-wiki
Users that are interested in EDA-wiki are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- An infrastructure for integrated EDA☆44Jul 20, 2023Updated 3 years ago
- EDA wiki☆54Mar 1, 2023Updated 3 years ago
- ☆18Feb 3, 2022Updated 4 years ago
- A synthesis flow for hybrid processing-in-RRAM modes☆12Jul 15, 2021Updated 5 years ago
- ☆19Dec 21, 2020Updated 5 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- A logic synthesis tool☆90Apr 20, 2026Updated 3 months ago
- An integrated CGRA design framework☆93Mar 18, 2025Updated last year
- ☆113Dec 5, 2019Updated 6 years ago
- Logic Synthesis System from UC Berkeley (Unofficial Distribution)☆15Jun 4, 2019Updated 7 years ago
- An open-source EDA infrastructure and tools from netlist to GDS☆532Jul 9, 2026Updated 3 weeks ago
- This is a repo to store circuit design datasets☆19Jan 17, 2024Updated 2 years ago
- ICCAD'23 Best Paper Award candidate: Robust GNN-based Representation Learning for HLS☆27May 23, 2024Updated 2 years ago
- DATuner Repository☆17Sep 9, 2018Updated 7 years ago
- Python library that provides methods for Boolean circuit manipulation, analysis, and synthesis☆37Updated this week
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- ☆291Jun 9, 2026Updated last month
- GPU-based logic synthesis tool☆108Mar 31, 2026Updated 4 months ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆116Mar 9, 2024Updated 2 years ago
- 🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit☆181Apr 25, 2025Updated last year
- ☆14Aug 27, 2020Updated 5 years ago
- Integer Multiplier Generator for Verilog☆25Jul 4, 2025Updated last year
- Logic optimization and technology mapping tool.☆20Oct 12, 2023Updated 2 years ago
- IDEA project source files☆115Apr 15, 2026Updated 3 months ago
- GPU-Accelerated Global Router☆31Nov 14, 2024Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Problem B: 3D Placement with D2D Vertical Connections☆11Jun 30, 2022Updated 4 years ago
- netlistDB - Intermediate format for digital hardware representation with graph database API☆31Mar 17, 2021Updated 5 years ago
- ☆107Jun 20, 2025Updated last year
- A scalable High-Level Synthesis framework on MLIR☆298May 15, 2024Updated 2 years ago
- ☆60Jan 19, 2026Updated 6 months ago
- Arithmetic multiplier benchmarks☆12Nov 13, 2017Updated 8 years ago
- ☆97Nov 12, 2025Updated 8 months ago
- Deep learning toolkit-enabled VLSI placement☆1,031Jul 18, 2026Updated 2 weeks ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆73May 29, 2025Updated last year
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Python version of tools to work with AIG formatted files☆12May 20, 2025Updated last year
- ABC: System for Sequential Logic Synthesis and Formal Verification☆1,207Updated this week
- ☆22Nov 3, 2025Updated 8 months ago
- This github repository summarizes relevant papers for shift left techniques in electronic design automation (EDA).☆32Jun 17, 2026Updated last month
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆96Aug 22, 2024Updated last year
- This is a python repo for flattening Verilog☆20Dec 19, 2025Updated 7 months ago
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆39Jan 16, 2025Updated last year