pkuzjx / EDA-wikiLinks
EDA wiki
☆129Updated 3 months ago
Alternatives and similar repositories for EDA-wiki
Users that are interested in EDA-wiki are comparing it to the libraries listed below
Sorting:
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆105Updated last year
- 🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit☆150Updated 2 months ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆135Updated last month
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆180Updated 5 years ago
- An integrated CGRA design framework☆90Updated 4 months ago
- ☆175Updated 4 months ago
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆82Updated 2 months ago
- FAN (fan-out-oriented) ATPG (Automatic Test Pattern Generation) and Fault Simulation command line tool☆92Updated 2 weeks ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆52Updated last month
- Lab exercises for Chisel in the digital electronics 2 course at DTU☆204Updated last month
- GPU-based logic synthesis tool☆83Updated 3 weeks ago
- Collection of digital hardware modules & projects (benchmarks)☆59Updated last week
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆172Updated last month
- This is a python repo for flattening Verilog☆18Updated 2 months ago
- ☆105Updated 5 years ago
- A dynamic verification library for Chisel.☆152Updated 8 months ago
- ☆77Updated 3 weeks ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆137Updated 2 years ago
- ☆43Updated 10 months ago
- A parser for Value Change Dump (VCD) files as specified in the IEEE System Verilog 1800-2012 standard.☆97Updated 3 years ago
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆257Updated this week
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆52Updated 6 months ago
- A Chisel RTL generator for network-on-chip interconnects☆204Updated 2 months ago
- EPFL logic synthesis benchmarks☆201Updated last month
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆57Updated 3 years ago
- high-performance RTL simulator☆168Updated last year
- RapidStream TAPA compiles task-parallel HLS program into high-frequency FPGA accelerators.☆173Updated this week
- Pick your favorite language to verify your chip.☆51Updated this week
- ☆22Updated last year
- A Standalone Structural Verilog Parser☆93Updated 3 years ago