pkuzjx / EDA-wikiLinks
EDA wiki
☆132Updated 7 months ago
Alternatives and similar repositories for EDA-wiki
Users that are interested in EDA-wiki are comparing it to the libraries listed below
Sorting:
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆105Updated last year
- 🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit☆159Updated 6 months ago
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆191Updated 5 years ago
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆85Updated 6 months ago
- An integrated CGRA design framework☆91Updated 7 months ago
- ☆201Updated 7 months ago
- Collection of digital hardware modules & projects (benchmarks)☆65Updated last week
- ☆106Updated 5 years ago
- A Standalone Structural Verilog Parser☆99Updated 3 years ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆58Updated 5 months ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆140Updated 4 months ago
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆183Updated 5 months ago
- FAN (fan-out-oriented) ATPG (Automatic Test Pattern Generation) and Fault Simulation command line tool☆96Updated 3 months ago
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆271Updated 2 weeks ago
- GPU-based logic synthesis tool☆92Updated 2 months ago
- A logic synthesis tool☆82Updated last month
- A Chisel RTL generator for network-on-chip interconnects☆215Updated 2 months ago
- An open-source benchmark for generating design RTL with natural language☆135Updated 11 months ago
- Lab exercises for Chisel in the digital electronics 2 course at DTU☆212Updated 4 months ago
- Official implementation of paper "Open3DBench: Open-Source Benchmark for 3D-IC Backend Implementation and PPA Evaluation".☆65Updated 4 months ago
- A dynamic verification library for Chisel.☆156Updated 11 months ago
- An infrastructure for integrated EDA☆41Updated 2 years ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆57Updated 3 years ago
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆57Updated 9 months ago
- ☆44Updated last year
- reference block design for the ASAP7nm library in Cadence Innovus☆51Updated last year
- This is a python repo for flattening Verilog☆20Updated 5 months ago
- 通过issue和README来记录日常学习研究笔记 关注 机器学习系统,深度学习, LLVM,性能剖视, Linux操作系统内核 话题 关注 C/C++. JAVA. Python. Golang. Chisel. 编程语言话题 ( Writing Blogs using …☆77Updated 5 years ago
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆126Updated 2 years ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆138Updated 2 years ago