pkuzjx / EDA-wikiLinks
EDA wiki
☆131Updated 6 months ago
Alternatives and similar repositories for EDA-wiki
Users that are interested in EDA-wiki are comparing it to the libraries listed below
Sorting:
- 🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit☆155Updated 5 months ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆105Updated last year
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆187Updated 5 years ago
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆85Updated 5 months ago
- ☆194Updated 6 months ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆56Updated 4 months ago
- An integrated CGRA design framework☆91Updated 6 months ago
- Official implementation of paper "Open3DBench: Open-Source Benchmark for 3D-IC Backend Implementation and PPA Evaluation".☆59Updated 3 months ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆138Updated 3 months ago
- ☆105Updated 5 years ago
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆179Updated 4 months ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆57Updated 3 years ago
- Collection of digital hardware modules & projects (benchmarks)☆62Updated 3 weeks ago
- An infrastructure for integrated EDA☆41Updated 2 years ago
- FAN (fan-out-oriented) ATPG (Automatic Test Pattern Generation) and Fault Simulation command line tool☆95Updated 3 months ago
- Lab exercises for Chisel in the digital electronics 2 course at DTU☆210Updated 4 months ago
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆268Updated last week
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆125Updated 2 years ago
- DATC RDF☆50Updated 5 years ago
- A Chisel RTL generator for network-on-chip interconnects☆211Updated last month
- GPU-based logic synthesis tool☆90Updated 2 months ago
- ☆87Updated 3 months ago
- This is a python repo for flattening Verilog☆19Updated 4 months ago
- An open-source benchmark for generating design RTL with natural language☆133Updated 11 months ago
- reference block design for the ASAP7nm library in Cadence Innovus☆51Updated last year
- ☆39Updated 2 years ago
- This is a tutorial on standard digital design flow☆79Updated 4 years ago
- The open-sourced version of BOOM-Explorer☆43Updated 2 years ago
- ☆176Updated 4 years ago
- ☆44Updated last year