EDA wiki
☆136Nov 3, 2025Updated 4 months ago
Alternatives and similar repositories for EDA-wiki
Users that are interested in EDA-wiki are comparing it to the libraries listed below
Sorting:
- An infrastructure for integrated EDA☆42Jul 20, 2023Updated 2 years ago
- EDA wiki☆53Mar 1, 2023Updated 3 years ago
- ☆18Feb 3, 2022Updated 4 years ago
- ☆19Dec 21, 2020Updated 5 years ago
- A logic synthesis tool☆84Sep 8, 2025Updated 6 months ago
- A synthesis flow for hybrid processing-in-RRAM modes☆12Jul 15, 2021Updated 4 years ago
- ☆109Dec 5, 2019Updated 6 years ago
- This is a repo to store circuit design datasets☆19Jan 17, 2024Updated 2 years ago
- An open-source EDA infrastructure and tools from netlist to GDS☆490Jan 10, 2026Updated last month
- Logic Synthesis System from UC Berkeley (Unofficial Distribution)☆15Jun 4, 2019Updated 6 years ago
- An integrated CGRA design framework☆91Mar 18, 2025Updated 11 months ago
- GPU-based logic synthesis tool☆100Nov 27, 2025Updated 3 months ago
- Logic optimization and technology mapping tool.☆20Oct 12, 2023Updated 2 years ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆66May 29, 2025Updated 9 months ago
- 🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit☆171Apr 25, 2025Updated 10 months ago
- ☆22Nov 3, 2025Updated 4 months ago
- ICCAD'23 Best Paper Award candidate: Robust GNN-based Representation Learning for HLS☆24May 23, 2024Updated last year
- ☆14Aug 27, 2020Updated 5 years ago
- Python version of tools to work with AIG formatted files☆12May 20, 2025Updated 9 months ago
- DATuner Repository☆17Sep 9, 2018Updated 7 years ago
- Integer Multiplier Generator for Verilog☆24Jul 4, 2025Updated 8 months ago
- Python library that provides methods for Boolean circuit manipulation, analysis, and synthesis☆32Feb 8, 2026Updated last month
- [IJCAI 2024] QiMeng-CPU-v1: Automated CPU Design by Learning from Input-Output Examples☆27May 4, 2025Updated 10 months ago
- A scalable High-Level Synthesis framework on MLIR☆290May 15, 2024Updated last year
- ☆278Jan 15, 2021Updated 5 years ago
- ☆59Jan 19, 2026Updated last month
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆109Mar 9, 2024Updated 2 years ago
- ☆93Nov 12, 2025Updated 3 months ago
- Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".☆63Jun 14, 2025Updated 8 months ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆54Jul 17, 2023Updated 2 years ago
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆36Jan 16, 2025Updated last year
- Random Generator of Btor2 Files☆10Sep 2, 2023Updated 2 years ago
- ☆20Apr 9, 2025Updated 11 months ago
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆156Jan 16, 2026Updated last month
- Deep learning toolkit-enabled VLSI placement☆952Feb 19, 2026Updated 2 weeks ago
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆194May 19, 2025Updated 9 months ago
- This is a python repo for flattening Verilog☆20Dec 19, 2025Updated 2 months ago
- Xiangshan deterministic workloads generator☆24May 14, 2025Updated 9 months ago
- high-performance RTL simulator☆186Jun 19, 2024Updated last year