The-OpenROAD-Project / RePlAceLinks
RePlAce global placement tool
☆246Updated 5 years ago
Alternatives and similar repositories for RePlAce
Users that are interested in RePlAce are comparing it to the libraries listed below
Sorting:
- CUGR, VLSI Global Routing Tool Developed by CUHK☆141Updated 2 years ago
- Rsyn – An Extensible Physical Synthesis Framework☆135Updated last year
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆140Updated 2 years ago
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆189Updated 7 months ago
- Macro Placement - benchmarks, evaluators, and reproducible results from leading methods in open source☆293Updated last week
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆149Updated 6 months ago
- Machine Generated Analog IC Layout☆263Updated last year
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆85Updated last year
- Reimplementation of the VLSI placement algorithm: ePlace and ePlace-MS☆54Updated last year
- VLSI EDA Global Router☆77Updated 7 years ago
- ☆48Updated last year
- UCSD Detailed Router☆94Updated 4 years ago
- ☆60Updated 4 years ago
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆59Updated 5 years ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆109Updated last year
- Pin-Accessible Legalization for Mixed-Cell-Height Circuits☆30Updated 3 years ago
- 🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit☆166Updated 8 months ago
- ISPD26 Contest: Post-Placement Buffering and Sizing☆21Updated last week
- Open Source Detailed Placement engine☆40Updated 6 years ago
- the awesome work, project and lab of EDA (Electronic Design Automation). continue update...☆24Updated last year
- ☆35Updated 5 years ago
- Artificial Netlist Generator☆46Updated last year
- ☆328Updated last week
- Analog Placement Quality Prediction☆25Updated 2 years ago
- ☆10Updated 3 years ago
- Timing prediction dataset download and instructions.☆15Updated 2 years ago
- Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".☆60Updated 6 months ago
- ☆156Updated 2 years ago
- GPU-based logic synthesis tool☆97Updated last month
- EPFL logic synthesis benchmarks☆223Updated last month