RePlAce global placement tool
☆247Aug 13, 2020Updated 5 years ago
Alternatives and similar repositories for RePlAce
Users that are interested in RePlAce are comparing it to the libraries listed below
Sorting:
- Deep learning toolkit-enabled VLSI placement☆961Feb 19, 2026Updated last month
- Open Source Detailed Placement engine☆40Nov 27, 2019Updated 6 years ago
- Rsyn – An Extensible Physical Synthesis Framework☆137Jul 20, 2024Updated last year
- IO and Pin Placer for Floorplan-Placement Subflow☆23Aug 11, 2020Updated 5 years ago
- Database and Tool Framework for EDA☆123Jan 25, 2021Updated 5 years ago
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆59Aug 10, 2020Updated 5 years ago
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆142Mar 20, 2023Updated 3 years ago
- UCSD Detailed Router☆95Jan 5, 2021Updated 5 years ago
- An analytical VLSI placer☆31Nov 22, 2021Updated 4 years ago
- Source codes and calibration scripts for clock tree synthesis☆40Feb 18, 2020Updated 6 years ago
- Annealing-based PCB placement tool☆43May 26, 2020Updated 5 years ago
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆194May 19, 2025Updated 10 months ago
- RippleFPGA, A Simultaneous Pack-and-Place Algorithm for UltraScale FPGA☆91Feb 11, 2020Updated 6 years ago
- Pin-Accessible Legalization for Mixed-Cell-Height Circuits☆31Feb 25, 2022Updated 4 years ago
- OpenROAD's unified application implementing an RTL-to-GDS Flow. Documentation at https://openroad.readthedocs.io/en/latest/☆2,507Updated this week
- DATC Robust Design Flow.☆35Jan 21, 2020Updated 6 years ago
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆158Jan 16, 2026Updated 2 months ago
- DATC RDF☆49Jul 31, 2020Updated 5 years ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆145Feb 27, 2023Updated 3 years ago
- Open Source Detailed Placement engine☆12Feb 19, 2020Updated 6 years ago
- UCSD Sizer for leakage/dynamic power recovery, timing recovery☆18Mar 5, 2019Updated 7 years ago
- ☆15Oct 24, 2019Updated 6 years ago
- A LEF/DEF Utility.☆34Aug 15, 2019Updated 6 years ago
- Analog Placement Quality Prediction☆25Mar 24, 2023Updated 2 years ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆110Mar 9, 2024Updated 2 years ago
- ☆33Aug 23, 2022Updated 3 years ago
- Open-sourced utilities for initial flow setup, calibration, and other user functions for OpenROAD project☆20Aug 20, 2019Updated 6 years ago
- ☆10Mar 14, 2022Updated 4 years ago
- Macro Placement - benchmarks, evaluators, and reproducible results from leading methods in open source☆311Jan 5, 2026Updated 2 months ago
- OpenSTA engine☆555Updated this week
- A High-performance Timing Analysis Tool for VLSI Systems☆691Dec 26, 2025Updated 2 months ago
- ☆342Jan 13, 2026Updated 2 months ago
- Intel's Analog Detailed Router☆40Jul 18, 2019Updated 6 years ago
- Macro placement tool for OpenROAD flow☆25Aug 13, 2020Updated 5 years ago
- Builds, flow and designs for the alpha release☆54Dec 18, 2019Updated 6 years ago
- ☆14Jul 19, 2024Updated last year
- Machine Generated Analog IC Layout☆274Apr 24, 2024Updated last year
- Mirror of the Si2 LEF/DEF parser (v5.8)☆19Oct 8, 2021Updated 4 years ago
- Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".☆63Jun 14, 2025Updated 9 months ago