The-OpenROAD-Project / RePlAce
RePlAce global placement tool
☆215Updated 4 years ago
Related projects ⓘ
Alternatives and complementary repositories for RePlAce
- Rsyn – An Extensible Physical Synthesis Framework☆122Updated 3 months ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆121Updated last year
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆146Updated last year
- Xplace 2.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability Optimization☆97Updated 4 months ago
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆128Updated last year
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆52Updated 4 years ago
- Artificial Netlist Generator☆32Updated 7 months ago
- UCSD Detailed Router☆79Updated 3 years ago
- Macro Placement - benchmarks, evaluators, and reproducible results from leading methods in open source☆227Updated this week
- Machine Generated Analog IC Layout☆212Updated 6 months ago
- VLSI EDA Global Router☆68Updated 6 years ago
- ☆49Updated 3 years ago
- 🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit☆115Updated last month
- IDEA project source files☆97Updated 2 months ago
- RippleFPGA, A Simultaneous Pack-and-Place Algorithm for UltraScale FPGA☆89Updated 4 years ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆97Updated 8 months ago
- ☆266Updated last month
- Pin-Accessible Legalization for Mixed-Cell-Height Circuits☆26Updated 2 years ago
- OpenSTA engine☆409Updated this week
- Open Source Detailed Placement engine☆34Updated 4 years ago
- Steiner Shallow-Light Tree for VLSI Routing☆46Updated 3 months ago
- Database and Tool Framework for EDA☆103Updated 3 years ago
- ☆99Updated 4 years ago
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆63Updated 2 months ago
- DATC RDF☆48Updated 4 years ago
- EPFL logic synthesis benchmarks☆164Updated 2 months ago
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆113Updated last month
- Deep learning toolkit-enabled VLSI placement☆700Updated last week
- Hypergraph Partitioning: benchmarks, evaluators, best known solutions and codes☆58Updated 2 weeks ago
- ☆142Updated last year