The-OpenROAD-Project / RePlAceLinks
RePlAce global placement tool
☆234Updated 4 years ago
Alternatives and similar repositories for RePlAce
Users that are interested in RePlAce are comparing it to the libraries listed below
Sorting:
- Rsyn – An Extensible Physical Synthesis Framework☆126Updated 11 months ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆136Updated 2 years ago
- Macro Placement - benchmarks, evaluators, and reproducible results from leading methods in open source☆267Updated last month
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆127Updated last week
- UCSD Detailed Router☆88Updated 4 years ago
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆135Updated 2 years ago
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆170Updated last month
- Machine Generated Analog IC Layout☆237Updated last year
- ☆303Updated 3 months ago
- 🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit☆149Updated 2 months ago
- Reimplementation of the VLSI placement algorithm: ePlace and ePlace-MS☆42Updated 7 months ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆105Updated last year
- IDEA project source files☆106Updated 7 months ago
- RippleFPGA, A Simultaneous Pack-and-Place Algorithm for UltraScale FPGA☆90Updated 5 years ago
- VLSI EDA Global Router☆73Updated 7 years ago
- Artificial Netlist Generator☆39Updated last year
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆56Updated 4 years ago
- ☆30Updated 4 years ago
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆130Updated 8 months ago
- ☆268Updated 4 years ago
- Pin-Accessible Legalization for Mixed-Cell-Height Circuits☆29Updated 3 years ago
- Deep learning toolkit-enabled VLSI placement☆827Updated 2 months ago
- DATC RDF☆50Updated 4 years ago
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆74Updated 10 months ago
- EPFL logic synthesis benchmarks☆199Updated last month
- ☆56Updated 4 years ago
- ☆81Updated 2 months ago
- the awesome work, project and lab of EDA (Electronic Design Automation). continue update...☆23Updated 9 months ago
- Database and Tool Framework for EDA☆116Updated 4 years ago
- Steiner Shallow-Light Tree for VLSI Routing☆52Updated 11 months ago