RePlAce global placement tool
☆252Aug 13, 2020Updated 5 years ago
Alternatives and similar repositories for RePlAce
Users that are interested in RePlAce are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Deep learning toolkit-enabled VLSI placement☆994Apr 24, 2026Updated 3 weeks ago
- Open Source Detailed Placement engine☆41Nov 27, 2019Updated 6 years ago
- Rsyn – An Extensible Physical Synthesis Framework☆139Jul 20, 2024Updated last year
- IO and Pin Placer for Floorplan-Placement Subflow☆24Aug 11, 2020Updated 5 years ago
- Database and Tool Framework for EDA☆125Jan 25, 2021Updated 5 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆62Aug 10, 2020Updated 5 years ago
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆145Mar 20, 2023Updated 3 years ago
- UCSD Detailed Router☆97Jan 5, 2021Updated 5 years ago
- An analytical VLSI placer☆31Nov 22, 2021Updated 4 years ago
- Source codes and calibration scripts for clock tree synthesis☆40Feb 18, 2020Updated 6 years ago
- Annealing-based PCB placement tool☆44May 26, 2020Updated 5 years ago
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆195May 19, 2025Updated last year
- RippleFPGA, A Simultaneous Pack-and-Place Algorithm for UltraScale FPGA☆92Feb 11, 2020Updated 6 years ago
- Pin-Accessible Legalization for Mixed-Cell-Height Circuits☆33Feb 25, 2022Updated 4 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- OpenROAD's unified application implementing an RTL-to-GDS Flow. Documentation at https://openroad.readthedocs.io/en/latest/☆2,679Updated this week
- DATC Robust Design Flow.☆36Jan 21, 2020Updated 6 years ago
- DATC RDF☆49Jul 31, 2020Updated 5 years ago
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆163Jan 16, 2026Updated 4 months ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆147Feb 27, 2023Updated 3 years ago
- Open Source Detailed Placement engine☆13Feb 19, 2020Updated 6 years ago
- UCSD Sizer for leakage/dynamic power recovery, timing recovery☆18Mar 5, 2019Updated 7 years ago
- ☆15Oct 24, 2019Updated 6 years ago
- A LEF/DEF Utility.☆34Aug 15, 2019Updated 6 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Analog Placement Quality Prediction☆26Mar 24, 2023Updated 3 years ago
- ☆36Aug 23, 2022Updated 3 years ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆115Mar 9, 2024Updated 2 years ago
- Open-sourced utilities for initial flow setup, calibration, and other user functions for OpenROAD project☆21Aug 20, 2019Updated 6 years ago
- ☆10Mar 14, 2022Updated 4 years ago
- A High-performance Timing Analysis Tool for VLSI Systems☆696Dec 26, 2025Updated 4 months ago
- Macro Placement - benchmarks, evaluators, and reproducible results from leading methods in open source☆336Jan 5, 2026Updated 4 months ago
- OpenSTA engine☆582May 13, 2026Updated last week
- ☆359May 8, 2026Updated 2 weeks ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Intel's Analog Detailed Router☆42Jul 18, 2019Updated 6 years ago
- Macro placement tool for OpenROAD flow☆27Aug 13, 2020Updated 5 years ago
- Builds, flow and designs for the alpha release☆54Dec 18, 2019Updated 6 years ago
- ☆14Jul 19, 2024Updated last year
- Machine Generated Analog IC Layout☆286Apr 24, 2024Updated 2 years ago
- Mirror of the Si2 LEF/DEF parser (v5.8)☆19Oct 8, 2021Updated 4 years ago
- Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".☆66Apr 18, 2026Updated last month