Collection of Papers and Trials on Deep Learning to aid EE design
☆46Aug 25, 2020Updated 6 years ago
Alternatives and similar repositories for DeepLearningEE
Users that are interested in DeepLearningEE are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A curated list of awesome hardware/chip design resources for deep learning☆61May 1, 2018Updated 8 years ago
- 張耀文老師的"奈米積體電路實體設計"作業(Physical Design)☆11Jan 18, 2024Updated 2 years ago
- ☆297Jun 9, 2026Updated 4 months ago
- Java library for parsing and manipulating graph representations of gate-level Verilog netlists☆15Jan 9, 2017Updated 9 years ago
- Python version of tools to work with AIG formatted files☆13Sep 7, 2026Updated last month
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Hardware generation toolchain for Minecraft☆13Apr 19, 2015Updated 11 years ago
- GT3 PDK☆47Oct 23, 2026Updated last week
- Ξ Decentralized Online Market Prototype☆17Feb 3, 2026Updated 9 months ago
- Examples from the Openlane repository, adapted as Fusesoc cores☆12May 18, 2021Updated 5 years ago
- A flutter app which can predict roommate compatibility based on some personality traits☆15May 25, 2019Updated 7 years ago
- ☆35Jun 23, 2023Updated 3 years ago
- ☆22Oct 26, 2025Updated last year
- ☆25Jan 2, 2023Updated 3 years ago
- Benchmark Generator for Global Routing☆13Jul 18, 2019Updated 7 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- GPU-accelerated RePlAce☆14Jun 11, 2024Updated 2 years ago
- Open source hardware down to the chip level!☆30Sep 24, 2021Updated 5 years ago
- This is a deep-learning based model for Electronic Design Automation(EDA), predicting the Design Rule Check (DRC) violation location.☆13Jun 24, 2023Updated 3 years ago
- Uses RNN on the Nietzsche dataset☆15May 28, 2017Updated 9 years ago
- A development board for iCE40UP5K FPGAs☆10Feb 2, 2024Updated 2 years ago
- Steiner Shallow-Light Tree for VLSI Routing☆65Jul 11, 2024Updated 2 years ago
- Hardware Implementation of Sigmoid Function using verilog HDL☆16Dec 16, 2019Updated 6 years ago
- Project Jenkins: Monkey Thinks, Robot Moves... and Back?☆14Mar 20, 2025Updated last year
- Rsyn – An Extensible Physical Synthesis Framework☆143Jul 20, 2024Updated 2 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- DRiLLS: Deep Reinforcement Learning for Logic Synthesis Optimization (ASPDAC'20)☆124May 18, 2023Updated 3 years ago
- Generate a desktop app of your webapp in seconds☆33Dec 1, 2022Updated 3 years ago
- A repo of basic Verilog/SystemVerilog modules useful in other circuits.☆21Nov 18, 2017Updated 8 years ago
- Artificial Netlist Generator☆48Mar 19, 2024Updated 2 years ago
- Pytorch implementation of a message passing neural network with RNN sub-units☆14Jul 25, 2024Updated 2 years ago
- [CoRL 2025] Mechanistic interpretability and activation-level steering for Vision-Language-Action models, enabling causal analysis and re…☆19Jan 30, 2026Updated 9 months ago
- A modular hardware abstraction library☆53Updated this week
- Toy database project in C☆17Mar 21, 2024Updated 2 years ago
- Content for cloud computing workshop☆15Apr 20, 2018Updated 8 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- A novel BCI-based messaging web application that uses P300 speller and emotion detection to bridge the gap in social media accessibility …☆12Aug 31, 2021Updated 5 years ago
- ☆20Mar 29, 2022Updated 4 years ago
- 💻 Archive of Competitive Programming Contests hosted by IIITV CC☆29Nov 19, 2024Updated last year
- A collection of my FPGA projects and experiments.☆13Jul 19, 2026Updated 3 months ago
- RL example in IssacGym, using DIABLO model. Developed by L-SY☆13Feb 24, 2025Updated last year
- Verilog implementation of pipelined cpu☆13Feb 8, 2021Updated 5 years ago
- A curated list of Deep Learning hardware, cycle/memory optimisation techniques☆46Aug 9, 2016Updated 10 years ago