RaviVijay / DeepLearningEE

Related projects: ⓘ

• sjain-stanford / deep-route
  Training a deep FCN network in PyTorch to route circuit layouts
  ☆64Updated last year
• kouroshHakha / bag_deep_ckt
  genetic and neural net optimization for circuit design
  ☆18Updated 2 years ago
• scale-lab / DRiLLS
  DRiLLS: Deep Reinforcement Learning for Logic Synthesis Optimization (ASPDAC'20)
  ☆100Updated last year
• srohit0 / mida
  Selected problems and their solutions from the book on "Machine Intelligence in Design Automation"
  ☆26Updated 5 years ago
• khushhallchandra / Simulated-Annealing
  Simulated Annealing to minimize the wirelength
  ☆7Updated 7 years ago
• iwls2020-lsml-contest / iwls2020-lsml-contest
  ☆20Updated last year
• wjc852456 / Neural-Networks-on-Silicon
  This is a collection of works on neural networks and neural accelerators.
  ☆40Updated 5 years ago
• hehaodele / circuit-gnn
  [ICML 2019] Circuit-GNN: Graph Neural Networks for Distributed Circuit Design http://circuit-gnn.csail.mit.edu/
  ☆90Updated last year
• mit-han-lab / neurips-micronet
  [JMLR'20] NeurIPS 2019 MicroNet Challenge Efficient Language Modeling, Champion
  ☆40Updated 3 years ago
• NVIDIA / GraphQSat
  Using GNN and DQN to find a baetter branching heuristic for a CDCL Solver
  ☆50Updated 3 years ago
• microsoft / PDP-Solver
  PDP: A General Neural Framework for Learning Constraint Satisfaction Solvers
  ☆40Updated last year
• mit-han-lab / bnn-icestick
  Binary Neural Network on IceStick FPGA.
  ☆48Updated 6 years ago
• NVlabs / iccad2020-GPUgatesim
  ☆12Updated 4 years ago
• jeffreyzpan / adversarial-playground
  On Intrinsic Dataset Properties for Adversarial Machine Learning
  ☆19Updated 4 years ago
• scale-lab / OpenPhySyn
  EDA physical synthesis optimization kit
  ☆49Updated 10 months ago
• liamcli / darts_asha
  Code release to reproduce ASHA experiments from "Random Search and Reproducibility for NAS."
  ☆20Updated 4 years ago
• ksettaluri6 / AutoCkt
  Deep Reinforcement Learning of Analog Circuit Designs
  ☆95Updated last year
• jaygshah / Binary-Neural-Networks
  Implemented here a Binary Neural Network (BNN) achieving nearly state-of-art results but recorded a significant reduction in memory usage…
  ☆68Updated 3 years ago
• NVlabs / AutoCRAFT
  ☆16Updated last year
• AICPS / hw2vec
  ☆34Updated last year
• haiguanl / GlobalRoutingProblemGenerator
  Benchmark Generator for Global Routing
  ☆11Updated 5 years ago
• zehao-dong / CktGNN
  Open Circuit Benchmark OCB and source code for CktGNN (https://openreview.net/forum?id=NE2911Kq1sp).
  ☆34Updated last year
• NYU-MLDA / OpenABC
  OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…
  ☆107Updated last month
• RaviVijay / awesome-dl-hw-resources
  A curated list of awesome hardware/chip design resources for deep learning
  ☆31Updated 6 years ago
• minhhn2910 / QPyTorch
  Low Precision Arithmetic Simulation in PyTorch - extension for posit and beyond
  ☆13Updated last year
• BayesWatch / deficient-efficient
  Successfully training approximations to full-rank matrices for efficiency in deep learning.
  ☆16Updated 3 years ago
• krzhu / abcRL
  MLCAD 2020: Reinforcement for logic optimization sequence exploration
  ☆25Updated 3 years ago
• indrajeet95 / Device-Placement-Optimization-with-Reinforcement-Learning
  https://arxiv.org/abs/1706.04972
  ☆41Updated 5 years ago
• Daikon-Sun / Physical-Design-for-Nanometer-ICs
  Assignments of Physical Design for Nanometer ICs (Spring 2017, Prof. Yao-Wen Chang)
  ☆37Updated 5 years ago
• NVlabs / CircuitOps
  ☆67Updated 8 months ago