Alternatives and similar repositories for DeepLearningEE:

Users that are interested in DeepLearningEE are comparing it to the libraries listed below

• sjain-stanford / deep-route
  Training a deep FCN network in PyTorch to route circuit layouts
  ☆67Updated 2 years ago
• kouroshHakha / bag_deep_ckt
  genetic and neural net optimization for circuit design
  ☆18Updated 2 years ago
• scale-lab / DRiLLS
  DRiLLS: Deep Reinforcement Learning for Logic Synthesis Optimization (ASPDAC'20)
  ☆107Updated last year
• iwls2020-lsml-contest / iwls2020-lsml-contest
  ☆21Updated 2 years ago
• khushhallchandra / Simulated-Annealing
  Simulated Annealing to minimize the wirelength
  ☆8Updated 7 years ago
• microsoft / PDP-Solver
  PDP: A General Neural Framework for Learning Constraint Satisfaction Solvers
  ☆40Updated last year
• hehaodele / circuit-gnn
  [ICML 2019] Circuit-GNN: Graph Neural Networks for Distributed Circuit Design http://circuit-gnn.csail.mit.edu/
  ☆97Updated last year
• srohit0 / mida
  Selected problems and their solutions from the book on "Machine Intelligence in Design Automation"
  ☆26Updated 6 years ago
• wjc852456 / Neural-Networks-on-Silicon
  This is a collection of works on neural networks and neural accelerators.
  ☆40Updated 5 years ago
• jeffreyzpan / adversarial-playground
  On Intrinsic Dataset Properties for Adversarial Machine Learning
  ☆19Updated 4 years ago
• haiguanl / GlobalRoutingProblemGenerator
  Benchmark Generator for Global Routing
  ☆12Updated 5 years ago
• ksettaluri6 / AutoCkt
  Deep Reinforcement Learning of Analog Circuit Designs
  ☆101Updated last year
• NVlabs / CircuitOps
  ☆73Updated this week
• sanggido / OpenDP
  Open Source Detailed Placement engine
  ☆35Updated 5 years ago
• Daikon-Sun / Routing-Visualization
  Routing Visualization for Physical Design
  ☆18Updated 6 years ago
• NVlabs / RTLFixer
  Fix syntax errors of LLM-generated RTL
  ☆20Updated 7 months ago
• scale-lab / OpenPhySyn
  EDA physical synthesis optimization kit
  ☆50Updated last year
• limbo018 / OpenMPL
  An open multiple patterning framework
  ☆71Updated 8 months ago
• Alaya-in-Matrix / MACE
  code for the ICML2018 paper "Batch Bayesian Optimization via Multi-objective Acquisition Ensemble for Automated Analog Circuit Design"
  ☆27Updated 6 years ago
• mit-han-lab / neurips-micronet
  [JMLR'20] NeurIPS 2019 MicroNet Challenge Efficient Language Modeling, Champion
  ☆40Updated 3 years ago
• krzhu / abcRL
  MLCAD 2020: Reinforcement for logic optimization sequence exploration
  ☆28Updated 4 years ago
• NVIDIA / GraphQSat
  Using GNN and DQN to find a baetter branching heuristic for a CDCL Solver
  ☆53Updated 4 years ago
• The-OpenROAD-Project / TritonMacroPlace
  Macro placement tool for OpenROAD flow
  ☆23Updated 4 years ago
• Daikon-Sun / Physical-Design-for-Nanometer-ICs
  Assignments of Physical Design for Nanometer ICs (Spring 2017, Prof. Yao-Wen Chang)
  ☆39Updated 6 years ago
• zehao-dong / CktGNN
  Open Circuit Benchmark OCB and source code for CktGNN (https://openreview.net/forum?id=NE2911Kq1sp).
  ☆49Updated last year
• MatthieuCourbariaux / 8-bit-deep-learning
  Training neural networks with 8-bit computations
  ☆29Updated 8 years ago
• limbo018 / Limbo
  Library for VLSI CAD Design Useful parsers and solvers' api are implemented.
  ☆150Updated 2 weeks ago
• mit-han-lab / bnn-icestick
  Binary Neural Network on IceStick FPGA.
  ☆50Updated 6 years ago
• jinwookjungs / datc_robust_design_flow
  DATC Robust Design Flow.
  ☆37Updated 4 years ago
• cgfandia / PathfinderAlgorithm
  Pathfinder routing algorithm practice
  ☆12Updated 7 years ago