Machine Generated Analog IC Layout
☆293Apr 24, 2024Updated 2 years ago
Alternatives and similar repositories for MAGICAL
Users that are interested in MAGICAL are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆387Aug 18, 2026Updated 2 weeks ago
- Circuit release of the MAGICAL project☆40Jan 10, 2020Updated 6 years ago
- Analog Placement Quality Prediction☆26Mar 24, 2023Updated 3 years ago
- SAGERoute: Synergistic Analog Routing Considering Geometric and Electrical Constraints with Manual Design Compatibility (DATE2023)☆31Apr 8, 2023Updated 3 years ago
- Layout Symmetry Annotation for Analog Circuits with GraphNeural Networks☆17Apr 7, 2023Updated 3 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Intel's Analog Detailed Router☆43Jul 18, 2019Updated 7 years ago
- ☆18May 23, 2021Updated 5 years ago
- Analog IC symmetry extraction benchmark of AncstrGNN☆11Aug 19, 2024Updated 2 years ago
- ☆172Dec 4, 2022Updated 3 years ago
- just checking☆25Jun 29, 2022Updated 4 years ago
- BAG2 workspace for fake PDK (cds_ff_mpt)☆62May 20, 2020Updated 6 years ago
- LAYout with Gridded Objects v2☆69Jul 4, 2026Updated 2 months ago
- Deep learning toolkit-enabled VLSI placement☆1,046Jul 18, 2026Updated last month
- BAG framework☆43Jul 24, 2024Updated 2 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Analog and mixed-signal automatic placer☆14Feb 14, 2023Updated 3 years ago
- Combination of Analog Circuit Sizing and DL.☆18Mar 24, 2023Updated 3 years ago
- Reinforcement learning assisted analog layout design flow.☆41Jul 29, 2024Updated 2 years ago
- A custom C++ routine to identify logic gates in the layout extracted netlist (SPICE) of digital circuits and generate gate-level Verilog …