Machine Generated Analog IC Layout
☆271Apr 24, 2024Updated last year
Alternatives and similar repositories for MAGICAL
Users that are interested in MAGICAL are comparing it to the libraries listed below
Sorting:
- ☆339Jan 13, 2026Updated last month
- Circuit release of the MAGICAL project☆40Jan 10, 2020Updated 6 years ago
- Analog Placement Quality Prediction☆25Mar 24, 2023Updated 2 years ago
- Intel's Analog Detailed Router☆40Jul 18, 2019Updated 6 years ago
- ☆162Dec 4, 2022Updated 3 years ago
- Layout Symmetry Annotation for Analog Circuits with GraphNeural Networks☆16Apr 7, 2023Updated 2 years ago
- Analog IC symmetry extraction benchmark of AncstrGNN☆10Aug 19, 2024Updated last year
- ☆18May 23, 2021Updated 4 years ago
- just checking☆21Jun 29, 2022Updated 3 years ago
- SAGERoute: Synergistic Analog Routing Considering Geometric and Electrical Constraints with Manual Design Compatibility (DATE2023)☆28Apr 8, 2023Updated 2 years ago
- BAG2 workspace for fake PDK (cds_ff_mpt)☆59May 20, 2020Updated 5 years ago
- Deep learning toolkit-enabled VLSI placement☆947Feb 19, 2026Updated 2 weeks ago
- DATC Robust Design Flow.☆35Jan 21, 2020Updated 6 years ago
- LAYout with Gridded Objects v2☆67Jun 22, 2025Updated 8 months ago
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆194May 19, 2025Updated 9 months ago
- Combination of Analog Circuit Sizing and DL.☆18Mar 24, 2023Updated 2 years ago
- ☆77Oct 29, 2025Updated 4 months ago
- A custom C++ routine to identify logic gates in the layout extracted netlist (SPICE) of digital circuits and generate gate-level Verilog …☆33Aug 21, 2024Updated last year
- RePlAce global placement tool☆246Aug 13, 2020Updated 5 years ago
- Deep Reinforcement Learning of Analog Circuit Designs☆132Jun 12, 2023Updated 2 years ago
- BAG framework☆42Jul 24, 2024Updated last year
- CircuitNet: An Open-Source Dataset for Machine Learning Applications in Electronic Design Automation (EDA)☆451Jul 17, 2025Updated 7 months ago
- A repository for Known Good Designs (KGDs). Does not contain any design files with NDA-sensitive information.☆40Jun 10, 2021Updated 4 years ago
- ☆44Jan 26, 2020Updated 6 years ago
- GDSII File Parsing, IC Layout Analysis, and Parameter Extraction☆129Apr 23, 2023Updated 2 years ago
- Analog and mixed-signal automatic placer☆12Feb 14, 2023Updated 3 years ago
- ☆16Dec 28, 2021Updated 4 years ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆142Feb 27, 2023Updated 3 years ago
- Rsyn – An Extensible Physical Synthesis Framework☆137Jul 20, 2024Updated last year
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆33Dec 25, 2025Updated 2 months ago
- Fully Open Source FASOC generators built on top of open-source EDA tools☆318Oct 22, 2025Updated 4 months ago
- BoxRouter2.0 is a new global router for ultimate routability. It is inspired by BoxRouter [1], but can perform multi-layer routing with 2…☆21Dec 20, 2018Updated 7 years ago
- LAYout with Gridded Objects☆31Jun 18, 2020Updated 5 years ago
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆142Mar 20, 2023Updated 2 years ago
- awesome-Analog-IC-Design-Automation☆47Apr 19, 2023Updated 2 years ago
- UCSD Sizer for leakage/dynamic power recovery, timing recovery☆18Mar 5, 2019Updated 7 years ago
- ☆18Mar 29, 2022Updated 3 years ago
- SMT-based-STDCELL-Layout-Generator☆18Sep 30, 2021Updated 4 years ago
- The implementation of AICircuit: A Multi-Level Dataset and Benchmark for AI-Driven Analog Integrated Circuit Design☆82Jan 28, 2025Updated last year