magical-eda / MAGICAL
Machine Generated Analog IC Layout
☆224Updated 10 months ago
Alternatives and similar repositories for MAGICAL:
Users that are interested in MAGICAL are comparing it to the libraries listed below
- ☆285Updated last week
- ☆147Updated 2 years ago
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆150Updated 2 months ago
- RePlAce global placement tool☆226Updated 4 years ago
- 🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit☆137Updated last week
- CUGR, VLSI Global Routing Tool Developed by CUHK☆128Updated 2 years ago
- Xplace 2.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability Optimization☆115Updated 2 months ago
- Rsyn – An Extensible Physical Synthesis Framework☆123Updated 7 months ago
- OpenROAD's scripts implementing an RTL-to-GDS Flow. Documentation at https://openroad-flow-scripts.readthedocs.io/en/latest/☆382Updated this week
- UCSD Detailed Router☆84Updated 4 years ago
- PDK installer for open-source EDA tools and toolchains. Distributed with setups for the SkyWater 130nm and Global Foundries 180nm open p…☆311Updated last month
- OpenSTA engine☆433Updated this week
- A seamless python to Cadence Virtuoso Skill interface☆190Updated this week
- VLSI EDA Global Router☆71Updated 7 years ago
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆247Updated last week
- ☆130Updated 7 months ago
- Database and Tool Framework for EDA☆110Updated 4 years ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆99Updated 11 months ago
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆132Updated last year
- BAG2 workspace for fake PDK (cds_ff_mpt)☆55Updated 4 years ago
- the awesome work, project and lab of EDA (Electronic Design Automation). continue update...☆21Updated 6 months ago
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆162Updated 4 years ago
- Reimplementation of the VLSI placement algorithm: ePlace and ePlace-MS☆28Updated 4 months ago
- SAGERoute: Synergistic Analog Routing Considering Geometric and Electrical Constraints with Manual Design Compatibility (DATE2023)☆20Updated last year
- Artificial Netlist Generator☆36Updated 11 months ago
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆66Updated 6 months ago
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆43Updated last month
- Macro Placement - benchmarks, evaluators, and reproducible results from leading methods in open source☆246Updated 4 months ago
- EPFL logic synthesis benchmarks☆178Updated 6 months ago
- IDEA project source files☆103Updated 3 months ago