Machine Generated Analog IC Layout
☆282Apr 24, 2024Updated last year
Alternatives and similar repositories for MAGICAL
Users that are interested in MAGICAL are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆351Jan 13, 2026Updated 3 months ago
- Circuit release of the MAGICAL project☆40Jan 10, 2020Updated 6 years ago
- Analog Placement Quality Prediction☆26Mar 24, 2023Updated 3 years ago
- ☆18May 23, 2021Updated 4 years ago
- Intel's Analog Detailed Router☆41Jul 18, 2019Updated 6 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Analog IC symmetry extraction benchmark of AncstrGNN☆10Aug 19, 2024Updated last year
- SAGERoute: Synergistic Analog Routing Considering Geometric and Electrical Constraints with Manual Design Compatibility (DATE2023)☆28Apr 8, 2023Updated 3 years ago
- just checking☆24Jun 29, 2022Updated 3 years ago
- Layout Symmetry Annotation for Analog Circuits with GraphNeural Networks☆16Apr 7, 2023Updated 3 years ago
- ☆164Dec 4, 2022Updated 3 years ago
- BAG2 workspace for fake PDK (cds_ff_mpt)☆60May 20, 2020Updated 5 years ago
- LAYout with Gridded Objects v2☆67Jun 22, 2025Updated 9 months ago
- Deep learning toolkit-enabled VLSI placement☆969Feb 19, 2026Updated last month
- BAG framework☆42Jul 24, 2024Updated last year
- Wordpress hosting with auto-scaling - Free Trial • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Analog and mixed-signal automatic placer☆13Feb 14, 2023Updated 3 years ago
- A custom C++ routine to identify logic gates in the layout extracted netlist (SPICE) of digital circuits and generate gate-level Verilog …☆33Aug 21, 2024Updated last year
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆195May 19, 2025Updated 10 months ago
- ☆80Oct 29, 2025Updated 5 months ago
- Combination of Analog Circuit Sizing and DL.☆18Mar 24, 2023Updated 3 years ago
- Deep Reinforcement Learning of Analog Circuit Designs☆131Jun 12, 2023Updated 2 years ago
- DATC Robust Design Flow.☆35Jan 21, 2020Updated 6 years ago
- RePlAce global placement tool☆250Aug 13, 2020Updated 5 years ago
- CircuitNet: An Open-Source Dataset for Machine Learning Applications in Electronic Design Automation (EDA)☆464Jul 17, 2025Updated 8 months ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- awesome-Analog-IC-Design-Automation☆51Apr 19, 2023Updated 2 years ago
- The implementation of AICircuit: A Multi-Level Dataset and Benchmark for AI-Driven Analog Integrated Circuit Design☆89Jan 28, 2025Updated last year
- BoxRouter2.0 is a new global router for ultimate routability. It is inspired by BoxRouter [1], but can perform multi-layer routing with 2…☆21Dec 20, 2018Updated 7 years ago
- GDSII File Parsing, IC Layout Analysis, and Parameter Extraction☆130Apr 23, 2023Updated 2 years ago
- ☆18Mar 29, 2022Updated 4 years ago
- ☆18Dec 28, 2021Updated 4 years ago
- Arbitrary Cell Generator enables parametrized grid-free circuit layout creation☆17Jun 1, 2020Updated 5 years ago
- Parametric layout generator for digital, analog and mixed-signal integrated circuits☆75Updated this week
- CUGR, VLSI Global Routing Tool Developed by CUHK☆145Feb 27, 2023Updated 3 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- Fully Open Source FASOC generators built on top of open-source EDA tools☆325Oct 22, 2025Updated 5 months ago
- ☆44Jan 26, 2020Updated 6 years ago
- Rsyn – An Extensible Physical Synthesis Framework☆139Jul 20, 2024Updated last year
- A repository for Known Good Designs (KGDs). Does not contain any design files with NDA-sensitive information.☆40Jun 10, 2021Updated 4 years ago
- IEEE Solid-State Circuits Society (SSCS) Open-Source Ecosystem (OSE)☆217Mar 17, 2026Updated 3 weeks ago
- ☆282Jan 15, 2021Updated 5 years ago
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆143Mar 20, 2023Updated 3 years ago