Alternatives and similar repositories for MAGICAL

Users that are interested in MAGICAL are comparing it to the libraries listed below

• ALIGN-analoglayout / ALIGN-public

  View on GitHub
  ☆333Jan 13, 2026Updated last month
• magical-eda / MAGICAL-CIRCUITS

  View on GitHub
  Circuit release of the MAGICAL project
  ☆40Jan 10, 2020Updated 6 years ago
• magical-eda / UT-AnLay

  View on GitHub
  Analog Placement Quality Prediction
  ☆25Mar 24, 2023Updated 2 years ago
• ALIGN-analoglayout / AnalogDetailedRouter

  View on GitHub
  Intel's Analog Detailed Router
  ☆40Jul 18, 2019Updated 6 years ago
• ucb-art / BAG_framework

  View on GitHub
  ☆160Dec 4, 2022Updated 3 years ago
• PKU-IDEA / SymDetect

  View on GitHub
  Layout Symmetry Annotation for Analog Circuits with GraphNeural Networks
  ☆16Apr 7, 2023Updated 2 years ago
• CODA-Team / AncstrGNN_benchmark

  View on GitHub
  Analog IC symmetry extraction benchmark of AncstrGNN
  ☆10Aug 19, 2024Updated last year
• baloneymath / AncstrGNN

  View on GitHub
  ☆18May 23, 2021Updated 4 years ago
• kkunal1408 / GANA_circuit_data

  View on GitHub
  just checking
  ☆21Jun 29, 2022Updated 3 years ago
• ucb-art / BAG2_cds_ff_mpt

  View on GitHub
  BAG2 workspace for fake PDK (cds_ff_mpt)
  ☆59May 20, 2020Updated 5 years ago
• limbo018 / DREAMPlace

  View on GitHub
  Deep learning toolkit-enabled VLSI placement
  ☆937Dec 28, 2025Updated last month
• jinwookjungs / datc_robust_design_flow

  View on GitHub
  DATC Robust Design Flow.
  ☆36Jan 21, 2020Updated 6 years ago
• PKU-IDEA / SAGERoute

  View on GitHub
  SAGERoute: Synergistic Analog Routing Considering Geometric and Electrical Constraints with Manual Design Compatibility (DATE2023)
  ☆26Apr 8, 2023Updated 2 years ago
• niftylab / laygo2

  View on GitHub
  LAYout with Gridded Objects v2
  ☆68Jun 22, 2025Updated 7 months ago
• limbo018 / Limbo

  View on GitHub
  Library for VLSI CAD Design Useful parsers and solvers' api are implemented.
  ☆190May 19, 2025Updated 8 months ago
• JinwooWang / Deep-Learning-For-Analog-Circuit-Sizing

  View on GitHub
  Combination of Analog Circuit Sizing and DL.
  ☆18Mar 24, 2023Updated 2 years ago
• CODA-Team / AnalogGym

  View on GitHub
  ☆74Oct 29, 2025Updated 3 months ago
• rachelselinar / ReGDS-Logic-Gate-Extraction

  View on GitHub
  A custom C++ routine to identify logic gates in the layout extracted netlist (SPICE) of digital circuits and generate gate-level Verilog …
  ☆33Aug 21, 2024Updated last year
• The-OpenROAD-Project / RePlAce

  View on GitHub
  RePlAce global placement tool
  ☆246Aug 13, 2020Updated 5 years ago
• ksettaluri6 / AutoCkt

  View on GitHub
  Deep Reinforcement Learning of Analog Circuit Designs
  ☆129Jun 12, 2023Updated 2 years ago
• bluecheetah / bag

  View on GitHub
  BAG framework
  ☆41Jul 24, 2024Updated last year
• circuitnet / CircuitNet

  View on GitHub
  CircuitNet: An Open-Source Dataset for Machine Learning Applications in Electronic Design Automation (EDA)
  ☆446Jul 17, 2025Updated 6 months ago
• USCPOSH / AMS_KGD

  View on GitHub
  A repository for Known Good Designs (KGDs). Does not contain any design files with NDA-sensitive information.
  ☆39Jun 10, 2021Updated 4 years ago
• aolofsson / POSH

  View on GitHub
  ☆44Jan 26, 2020Updated 6 years ago
• purdue-onchip / gds2Para

  View on GitHub
  GDSII File Parsing, IC Layout Analysis, and Parameter Extraction
  ☆129Apr 23, 2023Updated 2 years ago
• magical-eda / OpenSAR

  View on GitHub
  ☆16Dec 28, 2021Updated 4 years ago
• krzhu / IdeaPlaceEx

  View on GitHub
  Analog and mixed-signal automatic placer
  ☆12Feb 14, 2023Updated 2 years ago
• cuhk-eda / cu-gr

  View on GitHub
  CUGR, VLSI Global Routing Tool Developed by CUHK
  ☆142Feb 27, 2023Updated 2 years ago
• RsynTeam / rsyn-x

  View on GitHub
  Rsyn – An Extensible Physical Synthesis Framework
  ☆137Jul 20, 2024Updated last year
• d-m-bailey / cvc

  View on GitHub
  CVC: Circuit Validity Checker. Check for errors in CDL netlist.
  ☆33Dec 25, 2025Updated last month
• UTDA-group / BoxRouter

  View on GitHub
  BoxRouter2.0 is a new global router for ultimate routability. It is inspired by BoxRouter [1], but can perform multi-layer routing with 2…
  ☆21Dec 20, 2018Updated 7 years ago
• ucb-art / laygo

  View on GitHub
  LAYout with Gridded Objects
  ☆32Jun 18, 2020Updated 5 years ago
• cuhk-eda / dr-cu

  View on GitHub
  Dr. CU, VLSI Detailed Routing Tool Developed by CUHK
  ☆142Mar 20, 2023Updated 2 years ago
• parkerluxu / awesome-Analog-IC-Design-Automation

  View on GitHub
  awesome-Analog-IC-Design-Automation
  ☆46Apr 19, 2023Updated 2 years ago
• kouroshHakha / bagnet_ngspice

  View on GitHub
  ☆18Mar 29, 2022Updated 3 years ago
• ckchengucsd / SMT-based-STDCELL-Layout-Generator

  View on GitHub
  SMT-based-STDCELL-Layout-Generator
  ☆18Sep 30, 2021Updated 4 years ago
• The-OpenROAD-Project / TritonSizer

  View on GitHub
  UCSD Sizer for leakage/dynamic power recovery, timing recovery
  ☆18Mar 5, 2019Updated 6 years ago
• idea-fasoc / OpenFASOC

  View on GitHub
  Fully Open Source FASOC generators built on top of open-source EDA tools
  ☆309Oct 22, 2025Updated 3 months ago
• AyarLabs / ACG

  View on GitHub
  Arbitrary Cell Generator enables parametrized grid-free circuit layout creation
  ☆17Jun 1, 2020Updated 5 years ago