cornell-zhang / datunerLinks
DATuner Repository
☆17Updated 7 years ago
Alternatives and similar repositories for datuner
Users that are interested in datuner are comparing it to the libraries listed below
Sorting:
- A Generic Distributed Auto-Tuning Infrastructure☆24Updated 4 years ago
- ☆17Updated 2 years ago
- Using e-graphs for logic synthesis☆30Updated last week
- DAC'22 paper: "Automated Accelerator Optimization Aided by Graph Neural Networks"☆40Updated 2 years ago
- DASS HLS Compiler☆29Updated 2 years ago
- ☆60Updated 2 years ago
- Fast, Accurate and Convenient Light-Weight HLS Framework for Academic Design Space Exploration and Evaluation. (LLVM-11)☆62Updated 3 years ago
- ☆29Updated 8 years ago
- A graph linear algebra overlay☆51Updated 2 years ago
- ☆19Updated 5 years ago
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆34Updated last year
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆30Updated 2 years ago
- CGRA Compilation Framework☆91Updated 2 years ago
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Updated 4 years ago
- ☆24Updated 5 years ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 5 years ago
- A Comprehensive Model-Based Analysis Framework for High Level Synthesis of Real Applications☆38Updated 5 years ago
- GOMIL: Global Optimization of Multiplier by Integer Linear Programming☆13Updated 4 years ago
- Generator of arithmetic circuits (multipliers, adders) and approximate circuits☆39Updated 5 months ago
- ICCAD'23 Best Paper Award candidate: Robust GNN-based Representation Learning for HLS☆23Updated last year
- A synthesis flow for hybrid processing-in-RRAM modes☆12Updated 4 years ago
- Benchmarks, testbenches, and transformed codes for high-level synthesis research☆13Updated 8 years ago
- ☆29Updated last year
- Fork of seldridge/rocket-rocc-examples with tests for a systolic array based matmul accelerator☆61Updated 6 months ago
- ILA Model Database☆24Updated 5 years ago
- A high-level performance analysis tool for FPGA-based accelerators☆19Updated 8 years ago
- Multi-target compiler for Sum-Product Networks, based on MLIR and LLVM.☆25Updated last year
- ☆62Updated last week
- ☆87Updated last year
- C++ parsing library for simple formats used in logic synthesis and formal verification☆39Updated last year