cornell-zhang / datuner
DATuner Repository
☆18Updated 6 years ago
Related projects ⓘ
Alternatives and complementary repositories for datuner
- A Generic Distributed Auto-Tuning Infrastructure☆21Updated 3 years ago
- A graph linear algebra overlay☆49Updated last year
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆22Updated 2 months ago
- DASS HLS Compiler☆27Updated last year
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Updated 3 years ago
- CGRA Compilation Framework☆81Updated last year
- DAC'22 paper: "Automated Accelerator Optimization Aided by Graph Neural Networks"☆37Updated last year
- Fast, Accurate and Convenient Light-Weight HLS Framework for Academic Design Space Exploration and Evaluation. (LLVM-11)☆57Updated 2 years ago
- A high-level performance analysis tool for FPGA-based accelerators☆18Updated 7 years ago
- ☆57Updated last year
- ☆15Updated 2 years ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆47Updated 2 weeks ago
- ICCAD'23 Best Paper Award candidate: Robust GNN-based Representation Learning for HLS☆13Updated 5 months ago
- QuickEst repository: Quick Estimation of Quality of Results☆26Updated 6 years ago
- ☆13Updated last year
- AIM: Accelerating Arbitrary-precision Integer Multiplication on Heterogeneous Reconfigurable Computing Platform Versal ACAP (Full Paper a…☆21Updated last month
- A synthesis flow for hybrid processing-in-RRAM modes☆12Updated 3 years ago
- ☆51Updated 10 months ago
- ☆20Updated 6 months ago
- ILA Model Database☆20Updated 4 years ago
- Benchmarks, testbenches, and transformed codes for high-level synthesis research☆13Updated 7 years ago
- Dataset for ML-guided Accelerator Design☆31Updated this week
- EQueue Dialect☆39Updated 2 years ago
- CGRA framework with vectorization support.☆19Updated this week
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆44Updated 2 years ago
- A Comprehensive Model-Based Analysis Framework for High Level Synthesis of Real Applications☆34Updated 4 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆28Updated last year
- The programming runtime and interfaces for ARENA.☆14Updated 3 years ago
- QuteRTL: A RTL Front-End Towards Intelligent Synthesis and Verification☆14Updated 8 years ago
- Graph-learning assisted instruction vulnerability estimation published in DATE 2020☆13Updated 3 years ago