cornell-zhang / datuner
DATuner Repository
☆18Updated 6 years ago
Alternatives and similar repositories for datuner:
Users that are interested in datuner are comparing it to the libraries listed below
- A Generic Distributed Auto-Tuning Infrastructure☆22Updated 3 years ago
- DASS HLS Compiler☆29Updated last year
- A graph linear algebra overlay☆52Updated last year
- A high-level performance analysis tool for FPGA-based accelerators☆20Updated 7 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 2 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆28Updated last year
- HeteroHalide: From Image Processing DSL to Efficient FPGA Acceleration☆15Updated 4 years ago
- Fast, Accurate and Convenient Light-Weight HLS Framework for Academic Design Space Exploration and Evaluation. (LLVM-11)☆60Updated 3 years ago
- ☆28Updated 5 years ago
- QuickEst repository: Quick Estimation of Quality of Results☆26Updated 6 years ago
- A synthesis flow for hybrid processing-in-RRAM modes☆12Updated 3 years ago
- ☆57Updated last year
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Updated 4 years ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆49Updated 2 months ago
- ☆25Updated 11 months ago
- ☆15Updated 2 years ago
- ICCAD'23 Best Paper Award candidate: Robust GNN-based Representation Learning for HLS☆17Updated 10 months ago
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆26Updated 7 months ago
- A Comprehensive Model-Based Analysis Framework for High Level Synthesis of Real Applications☆34Updated 4 years ago
- An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization☆29Updated last year
- ILA Model Database☆22Updated 4 years ago
- ☆24Updated 4 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆42Updated last month
- A hardware synthesis framework with multi-level paradigm☆38Updated 2 months ago
- ☆55Updated this week
- CGRA Compilation Framework☆83Updated last year
- A fast, accurate trace-based simulator for High-Level Synthesis.☆45Updated last week
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆48Updated last year
- [FPGA 2023] FADO: Floorplan-Aware Directive Optimization for High-Level Synthesis Designs on Multi-Die FPGAs☆24Updated 2 years ago
- EQueue Dialect☆40Updated 3 years ago