cornell-zhang / datunerLinks
DATuner Repository
☆18Updated 6 years ago
Alternatives and similar repositories for datuner
Users that are interested in datuner are comparing it to the libraries listed below
Sorting:
- A Generic Distributed Auto-Tuning Infrastructure☆22Updated 3 years ago
- Fast, Accurate and Convenient Light-Weight HLS Framework for Academic Design Space Exploration and Evaluation. (LLVM-11)☆60Updated 3 years ago
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆30Updated 10 months ago
- DAC'22 paper: "Automated Accelerator Optimization Aided by Graph Neural Networks"☆40Updated last year
- ☆24Updated 4 years ago
- ☆27Updated 7 years ago
- A graph linear algebra overlay☆51Updated 2 years ago
- DASS HLS Compiler☆29Updated last year
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Updated 4 years ago
- ☆15Updated 2 years ago
- CGRA Compilation Framework☆85Updated 2 years ago
- A synthesis flow for hybrid processing-in-RRAM modes☆12Updated 4 years ago
- A Comprehensive Model-Based Analysis Framework for High Level Synthesis of Real Applications☆36Updated 4 years ago
- HeteroHalide: From Image Processing DSL to Efficient FPGA Acceleration☆15Updated 4 years ago
- ☆58Updated last year
- A high-level performance analysis tool for FPGA-based accelerators☆20Updated 8 years ago
- ☆29Updated 6 years ago
- GOMIL: Global Optimization of Multiplier by Integer Linear Programming☆13Updated 3 years ago
- An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization☆31Updated last year
- ☆16Updated 3 years ago
- ☆59Updated this week
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆50Updated 6 months ago
- Benchmarks, testbenches, and transformed codes for high-level synthesis research☆13Updated 7 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆28Updated last year
- A hardware synthesis framework with multi-level paradigm☆40Updated 6 months ago
- A fast, accurate trace-based simulator for High-Level Synthesis.☆50Updated 3 months ago
- ☆25Updated last year
- An LLVM pass to prove that an II works for the given loop for Vitis HLS☆11Updated 3 years ago
- Next generation CGRA generator☆112Updated last week
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs☆166Updated last year