cornell-zhang / datuner
DATuner Repository
☆18Updated 6 years ago
Alternatives and similar repositories for datuner:
Users that are interested in datuner are comparing it to the libraries listed below
- A Generic Distributed Auto-Tuning Infrastructure☆22Updated 3 years ago
- A graph linear algebra overlay☆51Updated last year
- ICCAD'23 Best Paper Award candidate: Robust GNN-based Representation Learning for HLS☆18Updated 10 months ago
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆26Updated 7 months ago
- QuickEst repository: Quick Estimation of Quality of Results☆26Updated 6 years ago
- A high-level performance analysis tool for FPGA-based accelerators☆20Updated 7 years ago
- Fast, Accurate and Convenient Light-Weight HLS Framework for Academic Design Space Exploration and Evaluation. (LLVM-11)☆60Updated 3 years ago
- DASS HLS Compiler☆29Updated last year
- ☆59Updated last year
- ☆15Updated 2 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 3 years ago
- DAC'22 paper: "Automated Accelerator Optimization Aided by Graph Neural Networks"☆40Updated last year
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Updated 4 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆28Updated last year
- ☆16Updated 3 years ago
- ☆29Updated 5 years ago
- ☆25Updated last year
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆50Updated 3 months ago
- A Comprehensive Model-Based Analysis Framework for High Level Synthesis of Real Applications☆34Updated 4 years ago
- ILA Model Database☆22Updated 4 years ago
- AIM: Accelerating Arbitrary-precision Integer Multiplication on Heterogeneous Reconfigurable Computing Platform Versal ACAP (Full Paper a…☆22Updated 3 weeks ago
- CGRA Compilation Framework☆83Updated last year
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 4 years ago
- An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization☆30Updated last year
- ☆57Updated last year
- A hardware synthesis framework with multi-level paradigm☆38Updated 3 months ago
- agile hardware-software co-design☆46Updated 3 years ago
- [DATE 2022] PowerGear: Early-Stage Power Estimation in FPGA HLS via Heterogeneous Edge-Centric GNNs☆17Updated 3 years ago
- ☆16Updated 4 years ago
- Dataset for ML-guided Accelerator Design☆36Updated 5 months ago