jinwookjungs / datc_robust_design_flow

Related projects ⓘ

Alternatives and complementary repositories for datc_robust_design_flow

• ieee-ceda-datc / RDF-2019
  DATC RDF
  ☆48Updated 4 years ago
• AUCOHL / OGRE
  Global Router Built for ICCAD Contest 2019
  ☆30Updated 4 years ago
• sanggido / OpenDP
  Open Source Detailed Placement engine
  ☆34Updated 4 years ago
• ieee-ceda-datc / datc-rdf-Metrics4ML
  ☆28Updated 2 years ago
• scale-lab / OpenPhySyn
  EDA physical synthesis optimization kit
  ☆49Updated 11 months ago
• The-OpenROAD-Project / TritonRoute
  UCSD Detailed Router
  ☆79Updated 3 years ago
• luckyrantanplan / nthu-route
  VLSI EDA Global Router
  ☆68Updated 6 years ago
• The-OpenROAD-Project-Attic / FastRoute
  LEF/DEF-based port of Iowa State's open-source FastRoute 4.1
  ☆52Updated 4 years ago
• jinwookjungs / lefdef_util
  A LEF/DEF Utility.
  ☆27Updated 5 years ago
• The-OpenROAD-Project / DAC-2020-Tutorial
  Material for OpenROAD Tutorial at DAC 2020
  ☆46Updated last year
• YuanTingHsieh / ITDP
  Incremental Timing-Driven Placement, problem C of ICCAD contest 2015
  ☆13Updated 7 years ago
• ispras / hdl-benchmarks
  Collection of digital hardware modules & projects (benchmarks)
  ☆31Updated last week
• Yu-Maryland / Verilog-to-PyG
  ☆20Updated 6 months ago
• ckchengucsd / SMT-based-STDCELL-Layout-Generator-for-PROBE2.0
  SMT-based Simultaneous Place-&-Route for Standard Cell Synthesis for PROBE 2.0
  ☆16Updated 4 years ago
• IntelLabs / FloorSet
  ☆49Updated 2 weeks ago
• ABKGroup / PROBE_SMT_AutoCell
  ☆17Updated last year
• The-OpenROAD-Project / TritonCTS
  Source codes and calibration scripts for clock tree synthesis
  ☆39Updated 4 years ago
• aolofsson / IDEA
  ☆29Updated 4 years ago
• ABKGroup / TritonRoute-WXL
  ☆25Updated 4 years ago
• RsynTeam / rsyn-x
  Rsyn – An Extensible Physical Synthesis Framework
  ☆122Updated 3 months ago
• chengengjie / salt
  Steiner Shallow-Light Tree for VLSI Routing
  ☆46Updated 3 months ago
• jinwookjungs / open_design_flow
  OpenDesign Flow Database
  ☆16Updated 6 years ago
• UTDA-group / BoxRouter
  BoxRouter2.0 is a new global router for ultimate routability. It is inspired by BoxRouter [1], but can perform multi-layer routing with 2…
  ☆20Updated 5 years ago
• rachelselinar / DREAMPlaceFPGA
  An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit
  ☆75Updated last week
• cuhk-eda / CULS
  GPU-based logic synthesis tool
  ☆67Updated 3 months ago
• lnis-uofu / LSOracle
  IDEA project source files
  ☆97Updated 2 months ago
• ckchengucsd / SMT-based-STDCELL-Layout-Generator
  SMT-based-STDCELL-Layout-Generator
  ☆16Updated 3 years ago
• ABKGroup / RosettaStone
  ☆22Updated 2 years ago
• hkust-zhiyao / APPLE
  A circuit-element level explainer to explain machine learning model's prediction on chip layouts.
  ☆17Updated last year
• woset-workshop / woset-workshop.github.io
  Workshop on Open-Source EDA Technology (WOSET)
  ☆45Updated this week