jinwookjungs / datc_robust_design_flow
DATC Robust Design Flow.
☆37Updated 5 years ago
Alternatives and similar repositories for datc_robust_design_flow:
Users that are interested in datc_robust_design_flow are comparing it to the libraries listed below
- DATC RDF☆50Updated 4 years ago
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆54Updated 4 years ago
- Global Router Built for ICCAD Contest 2019☆31Updated 5 years ago
- ☆31Updated 3 years ago
- Open Source Detailed Placement engine☆38Updated 5 years ago
- VLSI EDA Global Router☆72Updated 7 years ago
- Collection of digital hardware modules & projects (benchmarks)☆55Updated this week
- UCSD Detailed Router☆85Updated 4 years ago
- EDA physical synthesis optimization kit☆53Updated last year
- A LEF/DEF Utility.☆28Updated 5 years ago
- Material for OpenROAD Tutorial at DAC 2020☆47Updated 2 years ago
- ☆25Updated 2 years ago
- OpenDesign Flow Database☆16Updated 6 years ago
- Source codes and calibration scripts for clock tree synthesis☆40Updated 5 years ago
- GPU-based logic synthesis tool☆81Updated 9 months ago
- ☆30Updated 4 years ago
- Circuit release of the MAGICAL project☆35Updated 5 years ago
- BoxRouter2.0 is a new global router for ultimate routability. It is inspired by BoxRouter [1], but can perform multi-layer routing with 2…☆21Updated 6 years ago
- ☆25Updated last year
- ☆34Updated 5 years ago
- Workshop on Open-Source EDA Technology (WOSET)☆49Updated 5 months ago
- Bounded-Skew DME v1.3☆14Updated 6 years ago
- ☆29Updated last year
- SMT-based Simultaneous Place-&-Route for Standard Cell Synthesis for PROBE 2.0☆17Updated 4 years ago
- Delay Calculation ToolKit☆31Updated 2 years ago
- IDEA project source files☆106Updated 6 months ago
- Intel's Analog Detailed Router☆38Updated 5 years ago
- ☆71Updated 5 months ago
- Incremental Timing-Driven Placement, problem C of ICCAD contest 2015☆13Updated 7 years ago
- Steiner Shallow-Light Tree for VLSI Routing☆51Updated 9 months ago